

MAN - MACHINE COMMUNICATION

Peter Petersen

11. January 1983

Abstract

This report describes a Man-to-Machine Communication module which together with a STAC can take care of all operator inputs from the touch-screen, tracker balls and mechanical buttons. The MMC module can also contain a G64 card which could be a GPIB driver but many other G64 cards could be used. The software services the input devices and makes the results accessible from the CAMAC bus. NODAL functions for the Man Machine Communication is implemented in the STAC and in the ICC.





AFGANGSPROJEKT

TITEL: MAN - MACHINE COMMUNICATION

UDARBEJDET AF:

Peter Petersen

HOVEDVEJLEDER:

Bent Stumpe - CERN

Henning Nielsen - AUC

SYNOPSIS:

Rapporten der er udarbejdet under et ophold på CERN i Geneve, omhandler designet af et "Man-Machine Communication Module". Modulet der vil blive brugt i de fremtidige Touch-Terminaler, der vil indgå i mange kontrolsystemer på CERN, indeholder interface kredsløb til en 16 punkts touch-skærm, 8 encoder indgange beregnet på tracker-balls og drejeknapper, 16 mekaniske kontakter og interface til et G64 kort. Kredsløbet er opbygget på et CAMAC kort som forbindes med en STAC, en 68000 baseret processor. STAC-en holder kontrol med touch-skærmen, encoderne og kontakterne og gør deres status tilgængelig for CAMAC og NODAL funktioner i STAC og ICC.

OPLAGSTAL: /2

SIDEANTAL: /57

PROJEKTPERIODE: 1 juni 83 - 11 januar 84

INDHOLDET AF NÆRVERENDE RAPPORT ER FRIT TILGÆNGELIGT, MEN OFFENTLIGGØRELSE MED KILDEANGIVELSE MÅ KUN SKE EFTER AFTALE MED FORFATTEREN

Preface

This report is a result of a collaboration between AUC and CERN. The project is carried out at CERN under CERN's technical student program.

Chapter 1 is an introduction to the control room technique used at CERN. The content of this chapter is based on the references 1, 2, 3, and 4, the chapter ends with the "Problemformulering" which means defining the problem. Chapter 2 describes the touch-screen detector, first a brief description of the different touch-screen types is given and the methods which have been used to interface the capacitive touch-screen. Two new methods for a touch-screen detector is described, the first one based on chargetime detector and the second one based on a voltage divider circuit, of those the last one has been implemented and proven workable. Chapter 4 describes the encoder interface here a software counter solution is chosen. Chapter 5 describes a G64 interface to the MC68000 frontbus, this interface is mainly done through the use of PAL's which also takes care of the control logic described in chapter 6. The diagram of all the hard-ware is shown in appendix 18. In appendix 7 there is a brief introduction to the 68000 hard-ware, the full documentation of the 68000 can be found in litt 7. Chapter 7 describes the CAMAC communication between the STAC and the ICC and a brief introduction to the CAMAC bus is given in appendix 12. Chapter 8 describes the soft-ware for the operator input detectors, the actual program is shown in appendix 14. The program is documented by a PASCAL like program description in the comment field and a description of the variables in the header. The structure of the program was changed just before I left CERN therefore there is some errors and those which is found is corrected with a pencil. Chapter 9 describes the Man-Machine functions in the ICC, a brief description of assembler function structure is given and in chapter 9.4 the KNOB function is used as a basis for an explanation of how an assembler function is implemented.

In appendix 20 there is an explanation of some of the abbreviations used in this report.

Acknowledgement

I would like to thank the people from the SPS-AOP group at CERN for their collaboration and their comments. A special thank should go to Mr. Bent Stumpe who made this project possible.



TABLE OF CONTENTS

Chapter 1	CONTROL ROOM TECHNIQUE	1
1.1	THE CONTROL SYSTEM FOR THE SPS	1
1.1.1	The Touch-screen	3
1.1.2	The computer controlled knob	4
1.1.3	The tracker ball	5
1.1.4	The video display system	5
1.1.5	The keyboard	6
1.1.6	Identification card reader	6
1.2	THE CONSOLES	6
1.3	PROBLEMFORMULERING	9
Chapter 2	THE TOUCH-SCREEN	11
2.1	THE CAPACITIVE TOUCH-SCREEN	11
2.1.1	Charge time detector	13
2.1.2	Detecting a capacity via a voltage divider	16
2.2	CLICK GENERATOR	18
Chapter 3	MECHANICAL BUTTON INTERFACE	19
Chapter 4	ENCODER INTERFACE	20
Chapter 5	G64 INTERFACE	23
Chapter 6	CONTROL LOGIC USING PAL's	25
Chapter 7	CAMAC COMMUNICATION	27
7.1	CAMAC - STAC INTERFACE	27
7.2	LAM HANDLING	29
7.3	COMMUNICATION BETWEEN THE MMC ROUTINES AND CAMAC	30
7.4	COMMUNICATION G64 - CAMAC	32
7.5	GERERAL PURPOSE COMMUNICATION STAC - ICC	32
Chapter 8	SOFTWARE DETECTION OF OPERATOR INPUTS	33
8.1	TOUCHINI	33
8.2	TOUCHCHECK	34
8.3	MECHCHECK	35
8.4	ENCODCHECK	36

Chapter 9	MAN - MACHINE FUNCTIONS IN THE ICC	37
9.1	LEGEND	40
9.2	BUTS	41
9.3	BUTTON	41
9.4	KNOB	42
9.5	SKNOB (LOW,HIGH)	44
9.6	HBALL AND VBALL	45
9.7	MCURS	45
9.8	HCURS AND VCURS	46
9.9	CURC AND CURL	46
Chapter 10	MAN - MACHINE FUNCTIONS IN THE STAC	47
Chapter 11	CONCLUSION	48
	REFERENCES	50
Appendix 1	CAPACITY MEASUREMENTS ON THE TOUCH-SCREEN	
Appendix 2	ADC MEASUREMENTS ON THE TUNED TOUCH SCREEN DETECTOR	
Appendix 3	ADC MEASUREMENTS ON THE VOLTAGE DIVIDER DETECTOR	
Appendix 4	DATA SHEET OF THE AD7581 A/D CONVERTER	
Appendix 5	DATA SHEET OF THE TRACKER BALL	
Appendix 6	DATA SHEET OF THE MOUSE	
Appendix 7	MC68000 DESCRIPTION	
Appendix 8	MC68000 FRONTBUS	
Appendix 9	G64 BUS DESCRIPTION	
Appendix 10	SOURCE CODE FOR PAL IC 28	
Appendix 11	SOURCE CODE FOR PAL IC 27	
Appendix 12	CAMAC DESCRIPTION	
Appendix 13	SCAMAC PROGRAM	
Appendix 14	MMC PROGRAM	

Appendix 15 NODDEFS INSEPT FILE

Appendix 16 IMANFUNS PROGRAM

Appendix 17 SMANFUNS PROGRAM

Appendix 18 MC 68000 MMC MODULE MK 1, LEP 882 8012 5 200 0

Appendix 19 PRINTED CIRCUIT DRAWINGS

Appendix 20 ABBREVIATIONS

Chapter 1

CONTROL ROOM TECHNIQUE

Only a decade ago, a control room was just a room filled with remote instrumentation for the machines being controlled. There were a variety of cables, connecting the buttons in the control room to the machine controlled and to read back the results. When processes gets complicated many machines, many adjustments, etc. the control room also gets bigger, the result is that the operator has to move around between all those control panels and make the necessary adjustments. For a visitor looking into such a control room it looks very complicated and it often is.

In a conventional control room, there often is a lot of equipments which are seldom used, and for normal use only a little part of the whole system is used. One part is used in the initialisation, other parts are used in the start-up, in the normal run, and in alarm situations.

It can be very difficult for the operator to overview the whole system and if something has to be adjusted or checked, he has to move around in the control room, and he can only be at one place at a time.

One of the major drawbacks is that when an update of the system is required, a lot of hardware and connections have to be replaced, both in the control room and in the plant. This makes an update very expensive, but what could be worse is the time needed to instore and test the new system.

STALL

1.1 THE CONTROL SYSTEM FOR THE SPS

PROTON

When the controlsystem for the SPS (Super Positron Synchrotron) accelerator was designed. It was obvious that the conventional control filosofi couldn't be used. The area was so big that the amount of cables alone, would have done the project too expensive. At that time (1972) computers were getting so reliable, and economical, that it was resonable to make use of them in control-systems. before that time computers had only been used in the collecting of data and for the calculation of results, a breakdown here would have no catastrophic results.

A whole network of computers were designed, 24 minicomputers were used in the basic design, each with its own particular function and geographical site. A message transfer system, which took care of the communication, between the various computers were build so, that one computer could start the execution of a certain proces in all of the other computers. The keystone of the software system is the NODAL interpreter. This highlevel language makes it possible for the operator to talk to the machine in a relatively clear language. An interpreter is used here because then an order can be executed immidiately after the operator has given it, no compiling, linking, or loading. Ofcourse an interpretive language is slow, but big program pieces which is often used, can then be written in assembler with a NODAL header. In this way complicated

programs can be executed at maximum speed, with a very easy NODAL call. Infact there are a lot of resident assembler subroutines in all of the computers all over the plant. These subroutines can be executed with a call from one of the consoles or from one of the other computers.

The hardware interface to the minicomputers is based on the CAMAC system - an international standard specified by European laboratories, through the ESONE Committee - This makes high-speed transfer (24 bit pr microsec.) possible between the computer and the various input/output devices. Where high speed isn't essential, where there is a long distance between the computer and the machine, and where the quantity makes it economical, the interface is handled in remote crates which contains cheap standard plug-ins. These remote crates is connected to and controlled from CAMAC, through a special serial branch. A CAMAC crate can contain 4 serial branch controllers, and each of these can control a maximum of 32 stations. The system configuration is shown in figure 1.




Figure 1: The computer system for the SPS

The control room was designed so, that one person from a single console can control all the parameters of the machine without moving from his seat. The basic idea is to multiplex the machine to the operator, instead of the opposite which was the case in conventional control rooms. This is possible with the use of computers in the interface to the machine. The computer can make a link between a knob on the control console to any device in the system requiring a knob input. Therefore the console was equipped with a minimum of knobs and buttons. Infact the primary input devices is limited to:

1. The touch-screen - 16 buttons
2. A few real buttons, for frequently used actions
3. The computer controlled knob
4. The tracker ball

And for the visualization of the information from the system,

5. The video display system

To these are added the secondary input devices:

6. The keyboard
7. The identification card reader

1.1.1 The touch-screen

The touch-screen consist of a transparent glass plate with 16 sensitive touch-buttons. Under the touch-panel, there is a little monitor, on which small pieces of text (legends) can be written under the sensitive areas. A typical set of legends is shown in figure 2. The operator can now select any of the legends, by just touching it with his finger, and the computer will then take action on this, either by putting a new set of legends on the screen, to go deeper in the hierachy, or execute something.




Figure 2: Picture of a touch-screen with legends

The touch-screen is the key to a big hierachical tree, in which you can go from the basis to anywhere with just a few logical decisions. The computer only presents you the valid choises, so the operator is not confused with butttons which have no significans for the operation he has to carry out. If there is some actions which the operator is not allowed to carry out the computer simply will not allow him to. Both safety and speed of the opration is greatly enhanced, since there is no need to use a keyboard for the actual operation, which is normally the case in computer-controlled systems.

1.1.2 The computer-controlled knob

A knop is probably the most used input, when the talk is about adjustment. There is a variety of different knobs: knobs with spring return, multiturn, discrete steps, etc. In the SPS control room there only is one computer controlled knob at each consol~~e~~. This knob can be programmed into different modes:

1. Programmable resistance against being turned
2. Programmable end-stop
3. Spring return to zero from left or right
4. A switch with exactly 16 positions for a complete turn

The knob itself shows what operational mode it is in.

As seen from figure 3, the computer-controlled knob is pretty complicated, bulky, and expensive, so in future design the knob will probably not be computer controlled, but only one mode will be possible.




Figure 3: The computer-controlled knob

1.1.3 The tracker ball

The tracker ball is a two-dimensional input device and is mainly used to move a cursor on a TV screen. If the picture on the screen was a diagram over the vacuum pump system, the tracker ball could be used to select one pumpstation, by just moving the cursor to that pumpstation. Further selection could then be done together with the touch-screen, and finally when one pump had been selected, adjustments could be carried out with the knob.

The tracker ball used in the SPS control room is designed at CERN. The ball is a 10 cm. bowling ball and is very comfortable in use. There are two different versions of tracker balls commercially available, as shown in figure 4. In the normal type the ball is turned, by moving the hand over the ball. The other type is the mouse, here you hold the mouse in your hand, and when you moves the mouse over the table, it is just as if you had the cursor in your hand.





Figure 4: A normal tracker ball

The mouse

1.1.4 The video display system

The display system is based on synchronized TV raster pictures. The synchronization allows different pictures to be mixed onto one monitor. This means that an output can be build from: character generators, graphic generators, and cursor generators,

even normal pictures can be used. Any picture can be transmitted to a variety of black-and-white and colour monitors. The standard TV norm (625 lines) is used, which means that pictures can be transmitted to places outside CERN very easily. The use of a standard norm also means that standard monitors can be used. The disadvantage is the lack of high resolution pictures, but this is now provided through a different system.

1.1.5 The keyboard

The keyboard provides the full facilities of NODAL. Which means that the operator can write programs, run programs, and he can execute programs step by step. In the control phase the keyboard is hardly used, here the touch-screen, the knob, and the ball is the main input devices. The primary role of the keyboard is to prepare programs and to test them before they are used in the control phase. The control room is equipped with 5 consoles, even though the whole accelerator can be controlled from just one of them. The other consoles can then be used for the writing and testing new programs, and for the education of new operators.

1.1.6 Identification card reader

In all kinds of systems a wrong operation can have serious consequences. To avoid wrong operations the operator has to identify himself to the machine. From the identity card the machine can see which operations the operator is not allowed to carry out. This means that operators without experience will do no harm to the machine.

1.2 THE CONSOLES

The first implementation of this control concept was done in the SPS consoles. Here a NORD minicomputer is connected to each of the consoles. The interconnection is done through CAMAC crates, via special made CAMAC cards. There are cards for the touch-screen, hard buttons, trackerball, and the knob. The layout of the consoles is shown in figure 5, and a picture of the control room with the four consoles is shown in figure 6.




Figure 5: The layout of the SPS consoles



Figure 6: Picture of the SPS control room

The second implementation was the Touch-terminal, this is a low cost solution with the processor integrated in the crate controller, a so called Independent Crate Controller.




Figure 7: The Touch-terminal in the CAMAC version

In the version from around 1976 the ICC was based on the 16 bit PACE processor from National, one of the first 16 bit microprocessors. In 1980 a new ICC was introduced, this uses the Motorola 68000, a 32 bit microprocessor. This set-up, with a 68000 based ICC, is used and will be used in controlsystems in various fields at CERN. A picture of the Touch-terminal is shown in figure 7. The box contains a half size CAMAC crate and a touch-screen with monitor. Together with a normal terminal and a colormonitor this is a complete control system similar to the SPS consoles. The control language is NODAL in all of the cases, which means that application programs can be developed on the Touch-terminal and easily transferred to the SPS consoles. The CAMAC modules used in the Touch-terminal is the same as those used in the SPS consoles.

The next version of the Touch-terminal, will be in a VME configuration. The VME bus is a multiprocessor bus well suited for the 68000 microprocessor, and is together with CAMAC and G64 a CERN standard bus. CERN has newly developed a CAMAC branch driver for VME, which means, that a processor in a VME environment can access and control CAMAC crates and modules.

In tabel 1 a list of the different consoltypes, which is supported by the SPS-ACC group, is shown.

Processor	Assembler	Enviroment	Introduced
NORD	NORD asm.	CAMAC-NORD	1973
PACE	PACE asm.	CAMAC	1976
68000	68000 asm.	CAMAC	1980
68000	68000 asm.	VME	1984/85

TABLE 1

Overview over the different consoltypes

The NORD will remain the consol computer for the SPS control room for quite some years, there is no actual plan for their replacement.

The PACE ICC will be replaced with the 68000 ICC whenever an update should be required.

The 68000 ICC will remain the standard ICC and is not foreseen to be replaced with another ICC. This Touch-terminal will be used in many controlsystems in and around the LEP project.

The next generation of the Touch-terminal will have all its man-machine communications, display drivers, NODAL processor, etc. implemented in VME. CAMAC branch drivers could also be used in the VME environment for collection of data and proces control, but other possibilities such as GPIB would be possible too. In a longer time scale the VME based system will probably replace the NORD minicomputers in the SPS control room

1.3 PROBLEMFORMULERING

There is a strong demand for new Touch-terminals, and one of the problems with the Touch-terminal is that they only contain half a CAMAC crate, the other half is occupied with the touch-screen monitor and the powersupply. A typical set'up is shown in table 2.

WHY ONLY HALF A CRATE ?

Crate controller	ICC	- 2 slots
Displaydriver for the color monitor		- 2 slots
Displaydriver for the touch-screen		- 2 slots
File module, for storing programs		- 1 slot
Touch button interface		- 1 slot
Hard button interface		- 1 slot
Tracker ball interface		- 1 slot
Knob interface		- 1 slot
GPIB driver		- 2 slots

All together		13 slots

TABLE 2

CAMAC cards used in a Touch-terminal

The Touch-terminal only contains a 11 slot crate, so if none of the above functions has ~~be~~^{to be} omitted, it is necessary to put the set'up in a full CAMAC crate (25 slots).

To save money and space in the CAMAC crate, there is a desire to integrate all the operator inputs into one unit. This can be done with the use of a microprocessor in the interface, the processor can do work which earlier would have required a lot of hardware.

Recently a STand Alone Computer - STAC has been developed at CERN. This STAC is a CAMAC slave processor, build around the Motorola 68000, with a design similar to the 68000 ICC. Seen from CAMAC this module looks just like an ordinary input/output module. On the frontpanel of the STAC there is a front-bus connector, which contains the full 68000 bus. The idea is to put a second card beside the STAC, connected to the STAC through the front bus. On this card all the interface for the input devices should be put, and the processor can go and read them every now and then, if something happens at the inputs, the STAC takes action, prepares the data for transfer on CAMAC, and transfer them to the CAMAC bus on request from the crate controller

The implementation where a STAC and a special purpose Man Machine Communication module - MMC, replaces 4 special purpose modules, has the following advantages:

1. The number of different modules is decreased from 4 to 1, the STAC is in use anyway for other purposes. This will also decrease the number of required spare modules for system backup.

? Which

2. Two CAMAC slots is saved, this means a lot in the half size CAMAC crates, where the tracker ball and the knob interface hasn't been used yet ~~according to~~ ^{BECAUSE OF} space problems.
3. The STAC can take some of the load away from the crate controller, concerning the checking of input devices etc. This will also decrease the traffic on the CAMAC bus.
4. It is also possible to let the STAC perform other work, f.ex. the crate controller could skip some time consuming calculations to the STAC. ^{LANGUAGE PROCESSOR}
5. Other interface cards could be connected to the frontbus, and the STAC could condense the results from these inputs and just transfer the results to the crate controller.
- YES!* 6. A cheaper touch-screen could be used, because adjustments and drift problems can be compensated in software.
7. This way of rearranging the input devices towards microprocessor control, will ease the change to VME, infact the only thing which has to be done is to change the CAMAC interface to a VME interface.
8. Last but not least, all the points mentioned above will decrease the price, increase system throughput, and make the system more flexible.

Chapter 2

THE TOUCH-SCREEN

NORMAL The reason for having a touch-screen in the SPS control room, is to make the buttons super fluently which means that, every buttons function and name can be changed under computer control. The most flexible way of doing this is to use a monitor for displaying the button names, and then detect when a finger touches or points at the name. There is different ways to implement a touch-screen, these are:

1. Cross wires - This mechanical system was first described by Ferranti and Plessey in 1971.
2. Infrared light - The way of using intersecting lighbeams was first described by Rutherford Laboratory in 1972, this system is used now in the new Hewlet Packard 150 system with a resoluton of 14 row x 2/ column.
3. Acoustic waves - This system is based on a pulse echo-ranging technique on an elastic surface. the resolution is 0-20 to 0-255 on each axis.
4. Resistive - A glass sheet coated with a transparent resistive substrate and a transparent conductive plastic sheet in front of it. When a finger pushes the two together, the coordinate can be found by detecting the resistor ratio in the x- and the y-axis. The resolution is mainly determined by the analog to digital converter.
5. Capacitive - A glass plate with a set of capacitors, made of thin line elements, invisible for the operator. When a finger touches the capacitor the dielectric will change and the capacity will increase. The capacitor is isolated from the finger by a thin and resistant epoxy lack layer. This system has been used in the SPS control room since its start in 1974.

2.1 THE CAPACITIVE TOUCH-SCREEN

The touch-screen chosen for the SPS control room is based on the capacitive princip. There is 16 touch sensitive areas on a glass plate organized in a 4 by 4 matrix. One of the touch capacitors is shown in figure 8. This touch-panel was designed and proven functional in 1973. The capacity of an untouched capacitor is around 80 pF, but the actual value variates between 66 pF and 90 pF dependent on where on the touch-panel the capacitor is situated. When a capacitor is touched slightly with only the tip of a finger, the capacitor increases with around 10 pF, again dependent on which capacitor it is. If a big swetty finger is presed hard against the capacitor, the capacity increases with around 30 pF. The untouched capacitor values is 1-2 pF higher when the touch-panel is dirty, compared to a clean one. A complete set of values is given in appendix 1.




Figure 8: Enlarged picture of a touch capacitor

There is different ways of detecting the capacity change, and different methods have been used. The first method were based on phased-locked oscillator circuits as shown in figure 9. This method requires a lot of hardware, and each oscillator has to be adjusted very carefully to the touch-panel used.




Figure 9: The phase-locked oscillator used in the first detector

The second method, which were introduced in 1977 and is the one used now, are based on detuning of a resonant circuit. A diagram of a complete detector for one button is shown in figure 10. These circuits are implemented using thickfilm circuits, mounted on a flexprint which is connected to the touch-screen. Here they are adjusted to resonans and sealed. When a finger touches the capacitor and the capacity is increased, the circuit is detuned, and the output voltage drops. This drop is detected by simple comperators. The advantage over the former method is: simpler and less hardware, and a lower price compared to the first method, but even so the price of the thickfilm circuits are pretty high.




Figure 10: The tuned circuit for the touch-screen detector

When a micro processor is used in the detecting, it should be possible to let the processor measure the capacity, and if there has been a resonable change, it could signal that a button has been touched. It is not necessary to detect the exact capacity, but merely to be able to detect if there is any changes in the capacity, This means that non precission components can be used, and possible adjustment could be ommitted completely, even drifts in the circuit parameters could be outbalanced in software. All together this should decrease the price. Different methods can be used to detect a capacity, and in the following sections two different methods will be described.

1. Detecting the capacity, by detecting the time it will take to charge it to a certain level.
2. Detecting the ratio between two capacitors in a voltage divider circuit.

2.1.1 Charge time detector

One way to detect a capacity is to measure the time it takes to charge it to a given level. The relation for charging a capacitor is:

$$V(t) = V(\infty) + (V(0) - V(\infty)) \text{ EXP}(-R \cdot C/t)$$

or

$$t = R \cdot C \ln \left[\frac{(V(0) - V(\infty))}{(V(t) - V(\infty))} \right]$$

If $V(0)$, $V(\infty)$, $V(t)$, R is constant, then t is a function of the capacity alone. Hence a simple capacity/digital converter could be built using a counter to measure the time it would take to charge a capacity from 0 volt to a certain level.




Figure 11: Charge time detector, with analog multiplexing

A diagram of a touch-screen detector using this technique is shown in figure 11, this circuit should be implemented on the flexprint next to the touch-screen to minimize the stray capacities. The multiplexer should be a type with low stray capacities, so that the capacity changes from the touch-screen is readable. The MUX 16 connects the touch capacitor which is selected with the address A0-A3, to the input of the comparator. When CLEAR is asserted the input of the comparator is connected to ground, and the capacitor selected by the multiplexer is discharged. The output of the comparator is connected to a stop input on a counter. A detection is then made in the following way:

```

SET THE ADDRESS
ASSERT CLEAR
NEGATE CLEAR, START COUNTER
STOP COUNTER ON COMPARATOR OUT ASSERTED

```

The counter contains now a value which is proportional to the capacity of the capacitor selected, hence a change in capacity will give a change in the counter values.

2.1.2 Detecting a capacity via a voltage divider

The tuned circuit detector was very sensitive to small frequency changes in the oscillator and it is also very sensitive to small changes in the capacities there is between a clean and a dirty touch-panel, the output voltage could drop from 9 to 6 volt, if the touch-panel gets dirty.

YES BUT STILL OK !

HOW DOES NOISE INFLUENCE THIS CIRCUIT ?

WHAT IS THE VOLTAGE WHEN THE CAPASITOR IS TOUCHED ?




Figure 13: Detecting a capacity change using a voltage divider

If the touch-screen capacitor together with a fixed capacitor is building a voltage divider, as the one shown in figure 13, a change in the touch-screen capacity will result in a change on the output voltage from the diode bridge. This output is then connected to an analog/digital converter from where the processor can read the the values. This method is simple and requires only passive components on the flexprint.

The ratio between the untouched capacity and the fixed capacitor determines the size of the output, if the fixed capacitor is small compared to the touch-screen capacitor the output will be small but the the relative sensitivity to a change in the touch-screen capacitor will be high. On the other hand if the fixed capacitor is big compared to the touch-screen capacitor, the output will be high but the relative sensitivity to a touch will be low. The fixed capacitor is chosen to be 100 pF Which mean that with a 6 Vpp oscillator output and untouched capacitor value equal 80 pF, the output will be:

$$V_{80pF} = \frac{100}{100+80} \cdot 6v - 1,4v = 1,93 \text{ volt}$$

and for a touched capacitor the output will be:

$$V_{90pF} = \frac{100}{100+90} \cdot 6v - 1,4v = 1,76 \text{ volt}$$

If a lower value was chosen for the fixed capacitor, the circuit would be too sensitive to changes in the output voltage from the oscillator.

The oscillator chosen for this implementation is a crystal based sinewave oscillator running at 456 kHz, the output is 8 Vpp with a 90 ohm output impedance. It is the same as the one used in the touch-screen interface based on the tuned circuit design. This is done by two reasons; this oscillator design has worked without any problems since it was designed in 1976, with this solution it would also be possible to make an interface to the tuned touch-screen which is used now, the only thing which has to be changed is the software which handles the interface. The design of this oscillator is described in litt 6.

The analog digital converter, must have an resolution high enough to detect the changes which appears when a button is touched. Here a 8 bit A/D converter is chosen this gives sufficient resolution to detect the change which is around 10 percent. The reference voltage to the A/D converter is derived from the oscillator output and is scaled so that the normal outputs from the screen is around half the maximum input voltage. This means that a change on 10 percent on the output, will give change the digital output with 12. The A/D converter used is an 8 input 8 bit converter with internal data transfer to registers, so that the converter looks like 8 memory cells to the computer, the data sheet is in appendix 4. The only disadvantage with this converter is the low input impedance, 20 kohm. This could easily disturb the voltage dividers on the flexprint, Therefore a test was carried out with and without the ADC load. The result of this test is in appendix 3 and the basic results is shown in table 14. It turned out that the the relative change was almost the same in the two cases, although the load from the ADC decreased the output. When the ADC was connected, a strong ripple also occurred, because the time constant became too low in the output. A 100 nF capacitor was put in parallel to the ADC input and this solved the problem, the time constant is now 2 usec which is fine both compared to the oscillator frequency and to the ADC's conversion time.

	no load	ADC load	ADC and 100 nF
untouched	2.8 V	1.7 V	1.7 V
touched	2.3 V	1.4 V	1.4 V
ripple	0.05 V	0.2 V	0.00 V
change	17.9 %	17.7 %	17.7 %
oscillator out	8.0 Vpp	7.5 Vpp	7.5 Vpp

TABLE 14

Output from the voltage divider circuit with different loads

The reference voltage for the ADC is derived from the oscillator output which means, that changes in the oscillator output will also change the sensitivity for the ADC. The clock frequency for the ADC is taken from the E output on the 68000 microprocessor. This output is normally used for synchronization with 6800 peripherals. The frequency is one tenth of the processors clock frequency. In this case the processor runs at 8 MHz which results in a E frequency at 800 kHz. A complete conversion of the 8 analog inputs is specified to 640 clockcycles which will take 0.8 msec.

REF 7
There is implemented 4/8 input AD converters which gives 32 analog inputs, beside that there is 4 or 5 control bits as output. The reason for this is that a possible future implementation of a high resolution touch-screen might require more analog inputs and also some control bits. Another use of the analog inputs would be for for a joystick, or a trackerbutton as proposed by Martin Flückiger, which is electrically similar to the joystick. Ofcourse other analog inputs such as temperature sensors could be connected to the ADCs too.

The 16 buttons touch-screen requires only ADC 1 and ADC 2 to be present and the connector to the touch-screen is made so that the 40 pin scotchcable connector can be replaced with a 20 pin connector only using pin 17 to pin 36 of the 40 pin connector. This 20 pin connector will then contain the required connection between the touch-screen and the MMC module.

The 32 analog inputs can be accessed at the odd byte addresses from D00001 to D0003F, or at even word addresses D00000 to D0003E, the 8 bit data would be in the loworder byte of the received word.

2.2 CLICK GENERATOR

When a finger touches a touch-button the system generates a click as the audible feedback. This click is generated with a small loudspeaker and a oneshott generator, the design is a copy from the hard-button interface module. The click response is much more pleasant than the bib-bib sound used in many new terminals. The processor generates the click by simply writing to the address D00001 (CLICKADR).

Chapter 3

MECHANICAL BUTTON INTERFACE

The hardware interface to the mechanical buttons is simply two 8 bit digital ports with the buttons connected to it directly as shown in figure 14. The contact could also be the output of an open collector TTL gate.




Figure 14: Mechanical button interface

The two ports can be read on address D00051 and D00061 and detection of the button pressed and debouncing is done in software.

↓
How ?

Chapter 4

ENCODER INTERFACE

The outputs from the trackerball and the knob is square signals, where the number of perodes is proportional to the turn of the trackerball or the knob. There is two different encoder types quadrature and countnocount encoding. In the quadrature encoder there is two square outputs which looks equal but with a phase differens off ± 90 grades. The sign of the phase difference determines in which direction the encoder is turned. In the countnocount encoder only one output is changing when the encoder is turned. If the encoder is turned in the positive direction x_2 remains low while the pulses proportional to the encoder turn is present on the x_1 output. If the encoder is turned in the negative direction x_1 remains low while the pulses is present on the x_2 output. The trackerball which is used in this project and described in appendix 5 has countnocount encoders, while the mouse which is described in appendix 6 has quadrature encoders.




Figure 15: Quadrature and countnocount encoder outputs

Valid Memory Address is in the address space from D20001 to D3FFFF on the odd byte address

$$G64VMA = A23 \cdot A22 \cdot \overline{A21} \cdot \overline{A20} \cdot \overline{A19} \cdot \overline{A18} \cdot A17 \cdot LDS \cdot \overline{IACK} \cdot VMA$$

Valid Peripheral Address is in the address range from D10001 to D107FF on the odd byte address, G64VPA is not fully decoded.

$$G64VPA = A23 \cdot A22 \cdot \overline{A21} \cdot \overline{A20} \cdot \overline{A19} \cdot \overline{A18} \cdot \overline{A17} \cdot A16 \cdot LDS \cdot \overline{IACK} \cdot VMA$$

Enable for the G64 data buffer is valid when G64VMA or G64VPA is selected, but the enable is independent of the VMA output from the 68000 processor.

$$\begin{aligned} G64EN &= A23 \cdot A22 \cdot \overline{A21} \cdot \overline{A20} \cdot \overline{A19} \cdot \overline{A18} \cdot A17 \cdot LDS \cdot \overline{IACK} \\ &+ A23 \cdot A22 \cdot \overline{A21} \cdot \overline{A20} \cdot \overline{A19} \cdot \overline{A18} \cdot \overline{A17} \cdot A16 \cdot LDS \cdot \overline{IACK} \end{aligned}$$

The G64EN output also initiates the synchronous cycle by asserting VPA to the 68000 processor. The input to the PALASM is given in appendix 9.

Only the IRQ interrupt output from the G64 card is connected and it is routed to the encoder interrupt grader with vector 136 and a higher priority than the encoders. This means that when the G64 card sets an interrupt on the IRQ line the 68000 processor will receive a level 5 interrupt with vector 136. This solution is chosen because there is only one interrupt line on MC68000 frontbus. The disadvantage with this implementation is that the G64 interrupt routine must end with a dummy read of the encoder output to enable for a new interrupt from the encoders, because if an encoder interrupt had occurred in the meantime the interrupt to the processor would remain asserted even when the G64 interrupt was removed and the new interrupt vector would not be latched into the interrupt vector register. A better solution would be to let the G64IRQ generate an autovector interrupt. An autovector interrupt is generated by asserting the VPA line to the processor in the response to interrupt acknowledge cycle, if DTACK was asserted the processor would read a user vector from the databus. The solution with the autovector would require more hardware so the former solution was preferred. If other G64 interrupts is necessary some other external connections between the STAC and the G64 card must be made.

Chapter 6

CONTROL LOGIC USING PAL's

Two PAL's is used in the control logic in the MMC module. IC 28 is used for predecoding of the address space for the MMC circuits and the G64 card and enabling of the data buffers.

MMCCS selects the address space for the man-machine communication. The MMC devices is located in the address space from D00001 to D0007E, but is not fully decoded.

$$MMCCS = A23 \cdot A22 \cdot \overline{A21} \cdot \overline{A20} \cdot \overline{A19} \cdot \overline{A18} \cdot \overline{A17} \cdot \overline{A16} \cdot LDS \cdot \overline{TACK}$$

MMCCS ? DRAWING SAYS 6'64EN → VPA

This output also asserts the VPA ~~to the processor~~ to the processor, to initiate a synchronous cycle. The ADC's is too slow to run on the 68000's full speed, therefore a synchronous cycle is initiated, another possibility is to assert a delayed DTACK, but this would require more hardware.

DATA (IC 22)

The ^{DATA}buffer for the MMC circuits is enabled when MMCCS is asserted and when the processor read the interruptvector from the encoder interface.

IC 20

$$MMCEN = A23 \cdot A22 \cdot \overline{A21} \cdot \overline{A20} \cdot \overline{A19} \cdot \overline{A18} \cdot \overline{A17} \cdot \overline{A16} \cdot LDS \cdot \overline{TACK} + ENCINTRD$$

BUFFER (IC 22)

The second PAL IC 29 takes care of the control signals used in the interrupt acknowledge cycle for the encoder interrupt. The function codes from the 68000 is used to indicate which cycle type the processor is running, the relation is shown in table 4.

Function Code Output			Reference Class
FC2	FC1	FC0	
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

TABLE 4: Reference classification

The interrupt acknowledge output is used in the previous PAL so that no device is selected in this cycle. The IACK output is generated in this PAL with the equation:

$$IACK = FC2 \cdot FC1 \cdot FC0$$

When the processor is running an interrupt acknowledge cycle, the interrupt level which is serviced is indicated on the three lowest address lines A3, A2, A1. The encoder interrupt is located at level 5, therefore the encoder interrupt vector must be written onto the data bus as a response to an interrupt acknowledge cycle at level 5 which means that the following equation must be fulfilled:

$$ENCODINTRD = FC2 \cdot FC1 \cdot FC0 \cdot A1 \cdot \overline{A2} \cdot A3 \cdot LDS$$

ENCOD RD

at the same time the data transfer acknowledge DTACK is asserted, to signal to the processor that a user vector is written onto the data bus.

The write signals for the MMC circuits is also implemented in the second PAL. The click is located at address D00001

$$CLICK = MMCCS \cdot \overline{READ} \cdot \overline{A1} \cdot \overline{A2} \cdot \overline{A3} \cdot LDS$$

The address where the enable mask for the encoders is located at address D00003

$$ENCEN = MMCCS \cdot \overline{READ} \cdot A1 \cdot \overline{A2} \cdot \overline{A3} \cdot LDS$$

~~ENCOD EN WR~~ *ENCOD EN WR*

The latch which holds the output of the control bits to the touchscreen can be accessed on address D00005

$$BUTWR = MMCCS \cdot \overline{READ} \cdot \overline{A1} \cdot A2 \cdot \overline{A3} \cdot LDS$$

The last output which is generated in this PAL is used to clear encoder interrupt flip-flops. Those flip-flops are cleared on every read cycle from the encoder output and also when the processor is reset. If reset didn't clear the encoder flip-flops there would be problems in the upstart, because the encoder interrupt register might contain a nonvalid interrupt vector.

Chapter 7

CAMAC COMMUNICATION

CAMAC is a modular data handling system in widespread use with online digital computers. The CAMAC bus consists of 24 write bus-lines, 24 read bus-lines, 5 function code lines defines the functions F(0) to F(31), 4 sub-address lines defines the sub-addresses A(0) to A(15), and some control lines. Beside the buslines every module has a N line (slot number) which is used to select the module and a LAM line (Look-At-Me) which is used by the module to signal to the crate controller that it needs attention. A brief description of CAMAC is given in appendix 12, which is small parts taken from the full documentation litt. 8.

7.1 CAMAC - STAC INTERFACE

The basic communication between the STAC and CAMAC is done in the following way. The crate controller accesses the STAC with a certain NAF-code and continues with that until it receives a Q-respons. The Q-respons signals to the crate controller, that the STAC has recognized and performed the NAF-function. The NAF-function could be a read from CAMAC, a write to CAMAC, or just a command.

The STAC receives an interrupt when it is accessed with a NAF it can recognize, at the same time the A and F is latched into a register. The interrupt routine can read the A and F from the register and take action on the different commands. There is two independent Q-responses in the STAC, one for the CAMAC read functions-F(0) - F(15) and one for the CAMAC write functions F(16) - F(31).

by LAM.

When the STAC writes to CAMAC it will set the F(0)-F(15) Q flip-flop and the data will be latched into the CAMAC output buffer. When the crate controller accesses the STAC with a read function, it will receive the data from the CAMAC output buffer together with the Q-respons which tells the crate controller that data is present. The F(0)-F(15) Q means that data is ready in the CAMAC output register. The Q flip-flop is cleared after the CAMAC access. *To THE STAC!*

When the crate controller writes to the STAC and the CAMAC input buffer in the STAC is empty, the crate controller will receive a Q-response and the submitted data is latched into the STAC's input register. If the input register wasn't empty, nothing would be latched in and the crate controller would not receive a Q-response. When the STAC reads the CAMAC input register, the F(16)-F(31) Q flip-flop will be set and this will enable for a new dataset to be latched in from CAMAC. The F(16)-F(31) Q-response means that the input buffer is empty, and that the submitted data is received, and the STAC is ready to perform a new operation. The Q flip-flop is cleared after a CAMAC access.

b9	b8	b7	b6	b5	b4	b3	b2	b1	b0

A8	A4	A2	A1	F16	F8	F4	F2	F1	N

TABLE 5: Format of the status register which receives the NAF-code

The CAMAC interrupt routine shown in appendix 13 uses bit b1-b9 from the status register as a pointer to a table which contains the offset vectors for the different CAMAC functions and sub addresses, the format of this table is shown in table 6.

CAMTABEL	v(A(0),F(0))	offset vector for subroutine for A(0), F(0)
	v(A(0),F(1))	etc.
	v(A(0),F(2))	
	.	
	.	
	.	
	v(A(15),F(31))	last vector

TABLE 6: Pointers to CAMAC function subroutines

v(A(0),F(0)) is defined as the offset from CAMTABEL to the start of the subroutine for A(0), F(0).

When a CAMAC interrupt occurs the following program is executed:

```
CAMACIRQ  READ A,F from status register
          MASK b0, b10-b15 out
          READ v(A,F) from CAMTABEL
          CALL subroutine v(A,F) + CAMTABEL
          RETURN from interrupt
```

The different subroutines performs the actual CAMAC operations. Those CAMAC functions which is not implemented prints the function F(x) and the subaddress A(y) on the terminal connected to the STAC.

7.2 LAM HANDLING

LAM - Look-At-Me is used as an interrupt from a module to the crate controller telling it that the module needs to be serviced. In the STAC there is more than one source which might require service from the crate controller. The CAMAC specifications operates with two groups of registers, register 1 which is mainly used for data transfer and register 2 which is mainly used for transfer of status information. Register used for LAM information is specified to group 2 registers at the following sub addresses:

LAM status register	reg. 2 sub adr. A(12)
LAM mask register	reg. 2 sub adr. A(13)
LAM request register	reg. 2 sub adr. A(14)

In those registers a certain bit position correspond to a certain LAM source and for the MMC module they are defined in the following way:

b0	Encoder 0
b1	Encoder 1
b2	Encoder 2
b3	Encoder 3
b4	Encoder 4
b5	Encoder 5
b6	Encoder 6
b7	Encoder 7
b8	Touch buttons
b9	Mechanical buttons
b10-b23	not used

TABLE 8: Relation between LAM sources and bit position in LAM reg.

The group 2 registers is organized as a block of 16 longwords in the STAC, one location corresponding to every subaddress. This block is accessible from internal STAC programs and from CAMAC with the following functions:

F(1)A(x) - Read register 2 sub adr. A(x)
F(17)A(x) - Write to register 2 sub adr. A(x)
F(19)A(x) - Selective clear register 2 sub adr. A(x)
F(23)A(x) - Selective set register 2 subadr. A(x)

TABLE 9: CAMAC functions used for transfer of status information

When a device needs attention from the crate controller, it sets its bit in the LAM-status register and if the corresponding bit is set in the LAM-mask register, which means that LAM is enabled, it set the bit in the LAM-request register and asserts a LAM on the CAMAC bus. The first thing the crate controller must do after a LAM is received is to read the LAM-request register to find the device which created the LAM and then take action on that.

7.3 COMMUNICATION BETWEEN THE MAN-MACHINE ROUTINES AND CAMAC

There is many registers necessary for the Man-Machine/CAMAC communication more than what is supplied by the CAMAC sub-addresses. The communication is therefore always done with two CAMAC operations. First the crate controller sends a pointer to the STAC and then afterwards the actual operation takes place. The pointer operations is done on sub-address A(0) and the data transfer is done on sub-address A(1). The pointer values is given in table 10 and table 11. All the operations is only word-access in this communication.

Touch-button-out	0
Touch-button-mask	2
Mechanical-button-out	4
Mechanical-button-mask	6
Encoder-enable-mask	8
not used	A
not used	C
not used	E

TABLE 10: Pointer values for acces of MMC register from CAMAC

	Output	Low limit	High limit	Scale factor
Encoder 0	10	20	30	40
Encoder 1	12	22	32	42
Encoder 2	14	24	34	44
Encoder 3	16	26	36	46
Encoder 4	18	28	38	48
Encoder 5	1A	2A	3A	4A
Encoder 6	1C	2C	3C	4C
Encoder 7	1E	2E	3E	4E

TABLE 11: Pointer values for acces of encoder registers

The CAMAC functions which is used in the Man-Machine communication is given in table 12.

Control functions

- F(16)A(0) - Write pointer to MMC block
- F(24)A(0) - Disable the Man-Machine communication routines
- F(25)A(0) - Set the new encoder interrupt mask
- F(26)A(0) - Enable the Man-Machine communication routine

Transfer functions

- F(0)A(1) - Read the register the MMC-pointer points at
- F(2)A(1) - Read and clear the register MMC-pointer points at
- F(16)A(1) - Write to the register the MMC-pointer points at
- F(25)A(1) - Make a click (sound)

TABLE 12: CAMAC functions used in the Man-Machine communication

7.4 COMMUNICATION G64 - CAMAC

This G64 - CAMAC communication is only a simple transfer of data between a G64 card and CAMAC. First the address must be supplied with CAMAC function F(16)A(2) and then afterwards data can be written to the G64 card with CAMAC function F(16)A(3) or data can be read with CAMAC function F(0)A(3).

When a special purpose G64 card is implemented, special functions should be written to allow blocktransfer, highlevel commands etc.. In this way the STAC could take some of the load away from the crate controller.

7.5 GENERAL PURPOSE COMMUNICATION STAC - ICC

Those CAMAC functions which are written by Ole Borch will not be described in this report.

Chapter 8

SOFTWARE FOR DETECTION OF OPERATOR INPUTS

The software which checks if there has been an operator input, is interrupt driven from the hardware timer on the STAC. This timer creates an interrupt every 2 msec. and is enabled with a read from the TIMER address and cleared and disabled with a write to TIMER address.

The timer interrupt is shown in appendix 14 line 107-133 and the function is the following:

```
If everything settled - CALL TOUCHCHECK
Otherwise - Initialize touchscreen variables - CALL TOUCHINI
Check for mechanical buttons pressed - CALL MECHCHECK
Every 25 interrupts (50 msec.) - Check if there has been an
    encoder movement -- CALL ENCODCHECK
Update the LAM-request register according to the content of
    the LAM-status and the LAM-mask registers.
If any bit set in the LAM-request register - Set LAM on CAMAC
```

8.1 TOUCHINI

The TOUCHINI routine initiates all the variables for the TOUCHCHECK routine. This routine is called from the TIMERIRQ routine as long as the TINIT counter isn't negative, TINIT is decremented on every call, so when TINIT gets negative the initialisation is finished and normal operation will continue.

In the power up phase the MMCINIT routine is called and 1000 is written into the TINIT register and the Timer interrupts is enabled. This means that normal operation will start after 2 seconds, when the crystal oscillator is settled. The touchscreen variables can also be initialized when the STAC is accessed with the CAMAC function F(26)A(0). The TOUCHINI routine is shown in appendix 14 line 134-161 and the MMCinit routine is in line 106-107.

8.2 TOUCHCHECK

The TOUCHCHECK routine which services the touch-screen is called every 2 msec. from the TIMERIRQ routine, but it is not called during initialisation. The TOUCHCHECK routine reads the ADC's to see if there has been a resonable change compared to a mean value, if so the touch-screen must have been touched by a finger, and the program takes then action on this. The main features of the program is:

- 1) Self calibration and drifts adjustment every 2 seconds.
- 2) A button is recognized as touched when the value from the ADC is 12.5 % lower as usual.
- 3) A button is recognized as untouched when the^e value from the ADC is less than 6.25 % lower than usual.
- 4) The touch button mask register can disable any buttons.
- 5) A button must be recognized 5 times (10 msec.) and the button must be enabled in the touch-button-mask reg, before the button is written into the touch-button-output register and the LAM status is set.
- 6) No buttons must be recognized as touched 10 times (20 msec.) before the value for no buttons touched (-1) is written into the touch-button-output register.
- 7) When one button is touched no other buttons is detected. *INHIBIT OF INPUT*

The TOUCHCHECK routine is shown in appendix 14, a describtion of the variables is given in line 30-46 while the program is shown in line 162-290. The TOUCHCHECK routine can be logically partet into three.

- 1) Detection of button touched - line 189-228
- 2) Debouncing and check of touch-button-mask before the button number is considered valid and send to CAMAC - line 229-264
- 3) Calibration of the untouched values every 2 seconds - line 265-291

The output of the first part is:

TCUR : The button number touched, TCUR can only be changed from
 -1 (not touched) to the button number touched

TOFTIM : Incremented if TCUR isn't touched this time and cleared if TCUR is touched.

TTIMES : Incremented when TCUR is touched again, if it is the first time the button is detected touched TTIMES=1 and TCUR=button

TDIF(I) : The accumulated differens between TMEAN(I) and the actual value TNEW(I), buttons with a value lower than TOFF(I) is not considered. The TDIF(I) value is used in the calibra-routine ADJTOUCH.

The second part of the touch detector program cummmunicates with CAMAC through the touch button output register. A button is considered as touched when TTIMES > ONDELAY which means that a button has been recognized as touched ONDELAY (5) times, if this is the case and the button is enabled in the touch-button-mask register, the button number is written into the touch-button-out ^{put} register and the bit corrsponding to the touch-button routine is set in the LAM-status register. As long a a button is touched no other buttons will be considered as valid. A button is considered as untouched when the button has been recognized as untouched in the last OFFDELAY (10) times (TOFTIM > OFFDELAY). If this is the case -1 is written into TCUR and the touch-button-out register, and the bit in the LAM-status register is cleared.

Every 2 seconds (1024 interrupt cycles) the ADJTOUCH routine is called and the values for TMEAN(I), TOFF(I), and TON(I) is updated according to the value of TDIF(I), I relates to the button number between 0 and 15.

8.3 MECHCHECK

The program which services the mechanical buttons is very similar to the TOUCHCHECK routine. The only differens^{ce} is that there is no hysteresis on the inputs from the mechanical buttons, which makes the program a little simpler. The variables for the routine is described in line 47-54 while the program is shown in line 292-383

8.4 ENCODCHECK

This routine which is called every 50 msec. (25 timer interrupts) checks if there has been any change in the encoder counter values. If there has been a change the counter values are checked against bounds before they are written into the the encoder output register. Every encoder is checked in the following way:

If the counter value is lower than the low limit - The low limit is written into the encoder-output register and into the counter.

If the counter value is higher than the high limit - The high limit is written into the encoder-output register and into the counter.

Otherwise the counter value is written into the encoder-output register.

Finally if there has been a change in the encoder output register - The encoders LAM bit is set in the LAM status register.

This is not the final version of the ENCODCHECK routine. In the final version there will also be a scaling factor between the counter and the encoder-output, but this is not implemented yet. The listing of the program is shown in appendix 14 line 384-421 together with the software counters line 422-484.

Chapter 9

MAN - MACHINE FUNCTIONS IN THE ICC

The Man-Machine functions in the ICC is NODAL functions which can read the touch-screen, the mechanical buttons, the knob and the tracker ball position. A brief description of the functions which is defined in litt. 13 is given in the following.

LEGEND Write touch button legend

\$SET LEGEND(N)=CONCATENATION

Writes the CONCATENATION on the touch-screen monitor under button N (1-16)

N=0 clears the screen and writes the CONCATENATION as a header of the screen, all buttons are disabled

Buttons with no legends is always disabled.

BUTS Read button

SET Z=BUTS

Immediate read of button

Z on return holds the button number

Z=0 means no buttons touched

The button is cleared after a read

BUTTON Wait for a button to be pressed

SET Z=BUTTON

The button function waits until a button has been pressed

Z on return holds the button number.

KNOB Read or write the value of the knob

SET A=KNOB

SET KNOB=B

Valid range is -30000 to 30000

SKNOB Set endstop values for the knob

CALL SKNOB(LOW,HIGH)

HBALL Read or write the horizontal ball position

SET A=HBALL

SET HBALL=B

VBALL Read or write the vertical ball position

SET A=VBALL

SET VBALL=B

MCURS Set the operational mode of the cursor

CALL MCURS(M,H)

The valid display modes (M) are:

M=0,1 - suppress cursor display

M=2 - horizontal line

M=4 - vertical line

M=6 - cross, horizontal an vertical line

M=8 - solid

M+1 - as mode M but blinking

The second parameter (H) hooks the cursor to the movement of the tracker ball.

The valid values for hookin are:

H=0 - unhook the cursor from the ball

H=1 - hook the cursor to the horizontal ball movements

H=2 - hook the cursor to the vertical ball movements

H=3 - Hook the cursor to both ball movements

HCURS Read or write the horizontal cursor position

SET X=HCURS

SET HCURS=X

HCURS works in graphics units 0 to 767

VCURS Read or write the vertical cursor position

SET Y=VCURS

SET VCURS=Y

VCURS works in graphics units 0 to 575

CURC Read or write horizontal cursor position in column units

SET C=CURC

SET CURC=C

The column numbering runs from left to right 1 to 64

The conversion formulae between column units and graphic units are:

$C := \text{INT}(X/12) + 1$

$X := 12 \cdot C - 6$

CURL Read or write vertical cursor position in line units

SET L=CURL

SET CURL=L

The line numbering runs from top to bottom 1 to 24

The conversion formulae between line units and graphic unit are:

$L := 24 - \text{INT}(Y/24)$

$Y := (24-L) \cdot 24 + 12$

The LEGEND, BUTS, and BUTTON function is already implemented in the touch-terminal, using the touch-button-interface module and the rounded-character-generator. With the introduction of the integrated Man-Machine communication module, BUTTON and BUTS must be rewritten while the LEGEND function could remain the same. The BALL and CURSOR functions has not been implemented in the touch-terminal before.

Almost everything in NODAL is packed into self-contained elements, program lines, variables, functions etc. These elements are completely relocatable and computer independent and they are the basis in of NODAL's multi-computer capability. The only elements which is not computer independent is the defined functions which is written in machine-code.




Figure 18: General purpose function header - assembler function

The format of a header for an element is shown in figure 18. The first word contains the size of the element, this value is used to make chain of all the elements. The second word indicates the type of the element. The next three words indicates the name of the element, or if its a line element the line number will be given here. The remaining part of the header varies from element type to element type. The assembler functions is defined as:

8 - Read/write general purpose module	ASSFN
9 - Write only general purpose module	ASSFN
10 - Read only general purpose module	ASSFN
11 - CALL, NODAL error return g. p. module	ASSFN
12 - CALL, no error return g. p. module	ASSFN

In the assembler functions the name of the function is followed by parameter description, the different parameter types is shown in table 13.

1 - real value	- 3 word floating point number
2 - integer value	- 1 word integer
3 - string value	- 4 word string descriptor
4 - NODAL reference	- NODAL data element, address of first word, i.e. size
5 - real reference	- 3 word floating reference
6 - integer reference	- 1 word integer reference
7 - real array	- 3 word per element floating array
8 - integer array	- 1 word per element integer array
9 - NODAL name	- 3 word element

TABLE 13: Parameter types

The BUTTON and BUTS functions is read only functions which is a type 10 element type. In a type 10 element type the result of the function shall be placed in the floating point destination which is the content of the A2 register when the function is called. The type is always a real value, 3 word floating point, and this value is not defined in the parameter description in the header. The parameter description is only used for parameters not for the result of read function or the input to the write function, fore example the parameter description would be used in a BUTTON function which could read more than one touch-screen, the BUTTON call would look like this SET A=BUTTON(I) where I is the touch-screen number and the value which should be defined in the parameter description.

9.1 LEGEND

It was decided to change the LEGEND routine a little bit so that the touch-button TBUTMASK was transmitted to the touch-button-mask register in the STAC whenever it was changed. In this way the check for enabled buttons could be done in the STAC instead of in the ICC, this would also simplify the BUTTON and BUTS functions in the ICC. The LEGEND function is shown in appendix 16 line 323-480 and the only change from the original LEGEND function is line 398-401 and 463-466 which is inserted.

9.2 BUTS

The BUTS function reads and clears the touch-button-out register in the STAC. First the pointer to the touch-button-out register is submitted with CAMAC function F(16)A(0) and then the content of this register is read and cleared with CAMAC function F(2)A(1). When the button number received is -1, which means no buttons touched, the routine jumps to the BUTTON routine and the function returns with the value 0. If the button number received wasn't -1, the routine jumps to the BUTTON routine where a click is generated with CAMAC function F(25)A(1) to the STAC and function returns with the button number touched. The button values in the STAC is 0-15 while the button values in the BUTTON and BUTS function has the values 1-16. If the backbutton should be pressed the number returned will be 17. The BUTS function is listed in appendix 16 line 224-260 and the part of the BUTTON routine which is used in line 212-228.

9.3 BUTTON *MECH. BUTTONS*

The BUTTON function waits for a button to be touched and when the button is touched the function returns with the button number. The program listing is shown in appendix 16 line 133-223.

Both the mechanical- and the touch-button routine sets a bit in the LAM-status register when a button is touched. Therefore the BUTTON routine could wait until one of those bits is set and then read the button number and return this. If the ICC polled on the LAM-status register in the STAC until a LAM-bit was received from one of the button routines in the STAC, the STAC would be fully occupied with the service of this operation, therefore another implementation is chosen.

The LAM-handler routine in the ICC reads the LAM-request register from STAC and saves this value in a LAM-register in the ICC. This means that this LAM-register will always contain an updated copy of the LAM-request register in the STAC. In this way a polling on the different LAM sources in the STAC is possible without disturbing the STAC, the polling is simply done on the LAM-register in the ICC.

A call of the BUTTON function will first set bit 8 (touch-buttons) and bit 9 (mechanical-buttons) in the LAM-mask register in the STAC, this is done with the CAMAC function F(19)A(13). This means that a pressed/touched button will result in a LAM from the STAC. The LAM-handler in the ICC will on this LAM interrupt read the LAM-request register with CAMAC function F(1)A(14) and save the value in the LAM register, this register will now have bit 8 or bit 9 set depending of which kind of button was activated. The routine waits until bit 8 or bit 9 is set or an escape is typed on the keyboard.

If bit 8 is set the routine creates a click and the function returns with the button number touched.

If bit 9 is set the routine checks if it was the back-button which was pressed, if so a click is generated and the routine returns with the value 17

If escape was typed on the keyboard the routine will make an error return and write escape typed on the connected terminal.

At the end of the routine the LAM-mask is regenerated both in the STAC and in the ICC

The return of the button number is done through the call of the NLZ16 routine which takes the 16 bit value in register D0 and converts it to floating point value and saves the value in the address given in register A2.

9.4 KNOB

The knob can be connected to any of the eight encoder inputs and it is chosen to connect the knob to the encoder 0 input and if more knobs is used they should be connected to the succeeding encoder inputs.

When the STAC is reset all the encoder counters is disabled, therefore the ICC shall initialize the encoder for the knob before it can be used, this is done by writing -30000 into the encoder 0 low-limit register, 30000 shall be written into the encoder 0 high-limit register and the encoder 0 out register shall be cleared, finally the encoder 0 counter must be enabled, the procedure will look like this:

```
Write low-limit 0 pointer 20hex with F(16)A(0)
Write low-limit 0 value -30000 with F(16)A(1)
Write high-limit 0 pointer 30hex with F(16)A(0)
Write high-limit 0 value 30000 with F(16)A(1)
Write encoder-out 0 pointer 10 hex with F(16)A(0)
Write encoder-out 0 value 0 with F(16)A(1)
Write encoder-mask pointer 8 with F(16)A(0)
Selective set bit 0 in encoder-mask with F(18)A(1)
Set the new encoder-mask with F(25)A(0)
```

When the encoder values in the STAC has been initialized with the above routine, the knob can be accessed with the KNOB function. The KNOB is a read/write function type 8, the parameter passing in this type of function is similar to that of the BUTTON and BUTS functions, address of the input or output is in register A2 when the function is called, the content of the D1 register indicates whether the function was called as a read or as a write function, if it was read the content of D1 would be +1 while a -1 would indicate a write access. The function is not implemented yet, therefore a complete description will be given in the following:

KNOBST	DC.W	KNOBST,8,'KN','OB',0,0,0	
	DC.L	KNOB	
	PROGM		Macro to reset local variable index
KNOB	ENTER		Macro to enter a routine
	MOVEA.L	#MMCCAMADR,A3	CAMAC adr. for the MMC module
	PROT		Macro to disable CAMAC interrupt
	CAMACWR	#\$10,F16A0(A3)	Write the encoder-out 0 pointer to the MMC module
	TST.W	D1	IF read-access
	BMI	KNOBW	THEN
	CAMACRD	F0A1(A3),D0	Read encoder-out 0
	CALL	NLZ16,ERR	Convert to floating point
	BRA	KNOBEND	ELSE
KNOBW	CALL	NFIX32,ERR	Convert from floating point
	CAMACWR	D0,F16A1(A3)	Write the value to encoder-out 0
			ENDIF
KNOBEND	UNPROT		Macro to enable CAMAC interrupt
	RET		Macro to return from a routine
KNOBST	EQU	*-KNOBST)/2	Define the size of the function

The NODAL macro is used to make an easy NODAL interface. These macros defines the stack and the indexes which is used in the access of parameter and local variables. The format of the stack is shown in figure 19.

The ENTER macro stacks the registers and defines the new A6 register and the new stack-pointer, the A6 register is used as the basis for the access of local variables and input parameters. Before the ENTER macro is executed the stack-pointer has the value SP-old and the address of possible input parameters is located at the stack just under the return address.

The PROGM macro resets the ZXY and the ZYX indexes. ZXY is used to define the local variables index and the stack-pointer value after the execution of the ENTER macro. ZXY is defined as the D0-old address in the PROGM macro. ZYX is used to define the input parameter index for the transfer of variables in the function call. ZYX is defined as the pointer to the first input parameter in the PROGM macro.

DATA, STRING, REAL is macros used in the definition of local variables, they are assigned to the top of the stack and ZXY is decremented according to their size.

The FPAR macro is used to assign a name to the index for the input parameters, if there is more than one parameter the parameters must be defined in the same order as in the function call.

LOW MEMORY			
	.		
(SP)	local data		
	.		
	.		
	local data	ZYX=-40+size of variable	
-40 (A6)	D0-old	ZYX=-40 after PROGM macro	
	D1-old		
	D2-old		
	D3-old		
	D4-old		
	D5-old		
	A0-old		
	A1-old		
-8 (A6)	A2-old		
-4 (A6)	A3-old		
(A6)	A6-old		
(SP-old)	return adr.		
8 (A6)	parameter 1	ZXY=8 after PROGM macro	
12 (A6)	parameter 2	ZXY=12 after first FPAR macro	
	.		
HIGH MEMORY			

Figure 19: The format of the stack after a NODAL routine call

The RET macro restores all the registers, also the stack pointer, and returns from the routine.

The ERRET macro restores the registers and makes an error return.

The CAMACRD and CAMACWR macroes is made to make the CAMAC access easier and to make the programs more readable. The macroes checks the X-respons and the Q-respons, if the X-respons isn't there the routine makes an error return with the error 34, which means HARDWARE ERROR, if the Q-respons isn't there the CAMAC-access is redone until the Q-respons occurs.

The macroes for the NODAL and the CAMAC interface is listed in appendix 15 and is inserted in the source file before assembling, this is done with the INSERT statement.

9.5 SKNOB (LOW,HIGH)

The SKNOB is call function which is used to set the low and the high endstops. The function is a type 11 function and the assembler program for the function is shown below

SKNOBST	DC.W	SKNOBSZ,11,'SK','NO','B',0,\$22	
	DC.L	SKNOB	
	PROGM		
	FPAR	LOW	
	FPAR	HIGH	
SKNOB	ENTER		
	MOVE.L	LOW(A6),A2	Get pointer to the LOW value
	MOVE.L	#MMCCAMADR,A3	CAMAC adr. for MMC module
	PROT		
	CAMACWR	#\$20,F16A0(A3)	
	CAMACWR	(A2),F16A1(A3)	Write low-limit
	MOVE.L	HIGH(A6),A2	Get pointer to the HIGH value
	CAMACWR	#\$30,F16A0(A3)	
	CAMACWR	(A2),F16A1(A3)	Write high-limit
	UNPROT		
	RET		

9.6 HBALL AND VBALL

The tracker ball or mouse is connected to encoder 6 and 7, the horizontal encoder output is connected to encoder 6 and the vertical encoder output is connected to encoder 7.

In the initialization routine the limits for the horizontal movement 0 - 767 shall be written into the low and high limit registers for encoder 6 and the limits for the vertical movements 0 - 575 shall be written into the low and high limit registers for encoder 7. This can be done in a similar way as in the KNOB initialization page 42.

The HBALL and the VBALL functions will also be very similar to the KNOB routine described at page 43, the only differens will be the pointer value and the function name therefore the functions will not be described futher here.

9.7 MCURS

This function which controls the hooking of the cursor to the tracker ball consists of two parts, the function part and the interrupt part in the LAM-handler routine.

The function part shall:

Set the cursor mode according to the value of M
this is done with some CAMAC accesses of the
cursor module.

Set the LAM-mask in the STAC for encoder 6 and/or
for encoder 7 according to the H value.

The interrupt part which is contained in the LAM-handler routine and
called on every LAM from the STAC shall do the following:

```
IF bit6=1 (horizontal movement)
THEN
  Read encod-out 6
  Write this value into the horizontal cursor
    register in the cursor module, and into HCURSVAL
  Clear bit6 in the LAM -status, -request register
    in the STAC
ENDIF
IF bit7=1 (vertical movement)
THEN
  Read encod-out 7
  Write this value into the vertical cursor
    register in the cursor module, and into VCURSVAL
  Clear bit7 in the LAM -status, -request reister
    in the STAC
ENDIF
```

9.8 HCURS AND VCURS

These two functions shall when its a read access return the value from
HCURSVAL or VCURSVAL, when its a write access the input value is written
into HCURSVAL or VCURSVAL and the value is also written into the horizontal
or vertical cursor register in the cursor module.

9.9 CURC AND CURL

These two function is similar to the HCURS and VCURS functions the, only
differens is that the inputs and outputs is in line and column units in-
stead of graphic units, the graphic format is 0-767 horizontal and 0-575
vertical, while the character format is 24-0 line number and 0-64
column number. The relation is shown in the definition on page 38.

Chapter 10

MAN - MACHINE FUNCTIONS IN THE STAC

The Man-Machine functions can also be implemented in the STAC and at the time being the BUTTON and BUTS functions is implemented. The function structure is equivalent to the BUTTON and BUTS functions in the ICC, the only difference is that the functions in the STAC can access the MMC-variables without any CAMAC access which of course makes the functions simpler. The listing of the program is shown in appendix 17.

Since the NODAL system including the Man-Machine functions is resident in the STAC, the NODAL control system could just as well run in the STAC as in the ICC. When the STAC wants to access a CAMAC module, it must raise a LAM and start a routine in the ICC, which gets the command from the STAC and transmits it to the required module. This communication is already implemented in some senses in the general purpose STAC - ICC communication routines written by Ole Borch, shown in appendix 13.

A complete low cost stand alone control system for a GPIB interface could be implemented in a very simple way, only using a STAC and MMC module with a GPIB driver. One of the serial ports on the STAC is connected to a normal terminal for writing application programs, while the second serial port is connected to display driver which writes the legends on the touch-screen monitor. The GPIB can be used for process control or data collection.




Figure 20: A low cost stand alone control system

Chapter 11

CONCLUSION

A prototype of the Man-to-Machine interface has been working without any problems since the middle of November. For the final implementation a printed circuit board is designed and the drawings for that is shown in appendix 19. The MMC module will go into production this spring and for a start 20 modules have been contracted at Radartronic, Aarhus, Denmark - the supplier of the STAC.

The introduction of the MMC module will make it possible to introduce the touch-terminal control philosophy in a lot of new fields all around CERN and the touch-terminal might be one of the keystones in the control systems which is build in and around the LEP project. One of the dead-lines for the LEP project is August 1985, therefore a complete touch-terminal set'up must be ready very soon so that the persons involved in the soft-ware development can get familiar with the system.

The implementation of the MMC module is the first move toward a VME solution of the Man- Machine communication, but just now there is a strong demand for Man- Machine communication modules in CAMAC. The next implementation of the Man-Machine communication module will probably be an integration of the MMC module into the STAC. This integration will be done in a modular way so that the circuits can be configured to fit on a CAMAC card and on a VME card as sketched in figure 21.




Figure 21: VME and CAMAC implementation of the MMC module Mk II

The idea with the modular hard-ware is to keep as much both hard-ware and soft-ware the same in the CAMAC and in the VME configuration, in this way the development and maintenance of the modules will be easier. To the users of the system there will be no differens at all, since everything will run under the NODAL system.

A cost effective, processor-, language-, bus- independent solution to the touch-terminal, would be to make a complete self-contained unit with a monitor, a touch-panel, and connectors for the mechanical buttons and the encoder inputs. All the communication to the touch-terminal shall go through a serial port just as in a normal terminal. A unit like that, based on a single chip processor with a serial port, eg. Motorola 6801, and a touch-screen based on the charge time detector would be fairly cheap. The unit could also contain a display controller an a complete touch-terminal would be the result.




Figure 22: Configuration of low cost touch-terminal

The great advantage with the self-contained touch-terminal is that this touch-terminal can be connected to any system which has a normal terminal port (RS 232). The only thing which has to be done when a touch-terminal is introduced in a new system is to implement the routines which gives the access to the input devices in touch-terminal and the screen from the system, foreexample BASIC functions similar to the NODAL functions described at page 37 and 38 and those functions would ofcourse be system dependent.

All together I feel that the "problemformulering" has been fullfilled. A system has been build and proven workable, allthough all the functions isn't implemented yet. I think that the touch-screen will be a very important device in future controlsystems, but not only control systems can have benefit of a touch-screen. In all kind of systems where a man shall communicate with a computer it will be advantageous to let the computer guide the operator through the system by just presenting a few valid choises at a time. In this way the the operator could reach his goal with just a few logical decisions. Its time to let the the machine come to the man instead of forcing the man to act as a machine


REFERENCES

1. F. Beck and B. Stumpe. Two devices for operator interaction in the central control of the new CERN accelerator, CERN 73-6 (1973)
2. M. C. Crowley-Milling. The design of the control system for the SPS, CERN 75-20 (1975)
3. F. Beck. The design and construction of a control centre for CERN SPS accelerator, CERN-SPS-CO/76-1 (1976)
4. B. Stumpe. Control room technique for CERN's 400 GeV proton synchrotron, CERN-SPS/aop/co/Note/78-38 (1978)
5. B. Stumpe. Current and future Touch Screen Technology for the M Machine Interface, CERN-SPS/AOP/Note/81-15 (1981)
6. C. Pignard. Un nouveau circuit detecteur pour l'ecran sensitif digital, CERN-PS/LIN/Note/77-1 (1977)
7. Motorola. 16 - Bit Microprocessor, User's Manual, third edition, (1982)
8. Atomic Energy Committee on Nuclear Instrument Modules. CAMAC A Modular Instrumentation system for Data Handling, EUR 4100e Revised version (1972)
9. B. Stumpe. Hardware description of an MC68000 (Fast) Independent Crate Controller - ICC68000 (SPS 3350), CERN SPS/AOP/Note/81-13 Rev. (1983)
10. A. Rijllart. An MC68000 Stand Alone CAMAC Microprocessor system, CERN-EP/82-202 (1982)
11. H. von Eicken. M68MIL, A cross macro assembler for the Motorola M68000, CERN-DD/80-26 (1980)
12. M. C. Crowley-Milling and G. C. Sherring. The NODAL system for the SPS, CERN-SPS/78-07 (1978)
13. P. S. Andersen. Programming the SPS-consoles, CERN SPS/ACC/82-1 (1982)

Appendix 1 CAPACITY MEASUREMENTS ON THE TOUCH-SCREEN

Appendix 1

Capacity measurement on the touch-screen



Pin nr.	Button nr.	Untouched value	Soft-touched value	Hard-touched value
2	4	84 pF	102 pF	117 pF
4	3	81 pF	96 pF	117 pF
6	2	78 pF	91 pF	113 pF
8	1	74 pF	84 pF	104 pF
10	8	86 pF	95 pF	115 pF
12	7	90 pF	101 pF	122 pF
14	6	80 pF	91 pF	117 pF
16	5	67 pF	79 pF	97 pF
18	12	89 pF	99 pF	121 pF
20	11	85 pF	94 pF	137 pF
22	10	84 pF	97 pF	117 pF
24	9	67 pF	77 pF	132 pF
26	16	85 pF	95 pF	117 pF
28	15	81 pF	92 pF	117 pF
30	14	78 pF	89 pF	127 pF
32	13	66 pF	85 pF	103 pF

pin 1,3,5,...,31,33 connected to common.

The measurement was carried out on ECD C-meter, CERN-SPS 0162203

The measurement was done through a scotchflex cable with a capacity of 43 pF, this value is subtracted in the values in the table.

Appendix 2 ADC MEASUREMENTS ON THE TUNED TOUCH SCREEN DETECTOR

D/N	With out ADC				With ADC				With ADC and load			
	Untouched		Touched		Untouched		Touched		Untouched		Touched	
	Clean	Dirty	Volt	Ripple	Clean	Dirty	Volt	Hex ADC	Clean	Dirty	Volt	ADC
1 16	90	60	1.7	0.4	36	30	50/40	22	A6	D2	1.5v	50
2 15	79	50	1.7v	0.4	36	31	4c/40	23	B0	D1		4D
3 14	70	55	1.8v	0.4	34	31	48/40	23	B6	C4		59
4 13	78	53	1.8v	0.4	37	32	50/41	24	B9	DF	1.5v	4C
5 12	78	55	1.8v	0.4	34	26	47/38	21	B3	C5		4D
6 11	75	40	1.8v	0.4	37	31	50/40	22	9D	D9		54
7 10	72	42	1.8v	0.4	36	26	50/36	24	A5	DA		5E
8 9	75	50	1.8v	0.4	37	27	54/38	24	A3	DD		53
9 8	68	35	1.8v	0.4	29	24	40/30	22	8C	AB		51
10 7	62	35	1.8v	0.3	29	23	43/30	23	88	AF	1.9v	65
11 6	68	40	1.8v	0.4	34	25	47/37	21	8F	C9		62
12 5	72	55	1.8v	0.4	34	30	47/34	21	95	C9		5F
13 4	75	55	1.7v	0.4	31	22	40/2F	22	9E	B4		60
14 3	71	42	1.7v	0.4	32	25	43/34	21	94	C0		63
15 2	72	45	1.9v	0.4	34	28	46/24	21	97	C8		57
16 1	76	50	2.0v	0.4	35	30	48/34	23	AF	D4		61

ADC = AD 7581 Oscillator = 456 kHz 8 Vcc Touchscreen = Turned 6Vpp Date = 28 July 23

Appendix 3 ADC MEASUREMENTS ON THE VOLTAGE DIVIDER DETECTOR

D/N	With out ADC			With ADC			With ADC and 10k load		
	Untouched	Touched	Ripple	Untouched	Touched	Ripple	Untouched	Touched	Ripple
	Volt	Volt	Volt	Volt	Volt	Volt	Volt	Volt	Volt
1	2,9	2,3	0,05	5C	1,5	48	1,8	1,4	49
2	2,8	2,2	0,05	58	1,45	48	1,8	1,4	45
3	2,8	2,3	0,05	58	1,4	47	1,8	1,4	46
4	2,7	2,2	0,05	56	1,35	44	1,7	1,3	43
5	3,0	2,3	0,05	60	1,55	4E	1,85	1,4	4B
6	2,8	2,3	0,05	59	1,4	47	1,8	1,4	48
7	2,6	2,1	0,05	54	1,35	43	1,7	1,3	42
8	2,7	2,2	0,05	56	1,35	43	1,7	1,4	46
9	3,0	2,4	0,05	5C	1,55	4E	1,8	1,4	4B
10	2,8	2,2	0,05	56	1,35	43	1,75	1,35	45
11	2,7	2,2	0,1	55	1,3	42	1,7	1,35	45
12	2,6	2,1	0,1	53	1,3	43	1,7	1,35	44
13	3,0	2,4	0,1	60	1,50	46	1,7	1,4	4A
14	2,8	2,3	0,1	58	1,45	46	1,7	1,4	4A
15	2,7	2,2	0,1	57	1,35	45	1,7	1,4	48
16	2,7	2,2	0,1	55	1,35	44	1,65	1,4	47
ADC = AD 9581			Oscillator = 456 kHz	Touchscreen = Capacitance			Date = 28 July 83		

Appendix 4 DATA SHEET OF THE AD7581 A/D CONVERTER




CMOS μ P Compatible 8-Bit 8-Channel DAS

FEATURES

- 8-Bit Resolution
- On-Chip 8 X 8 Dual-Port Memory
- No Missed Codes Over Full Temperature Range
- Interfaces Directly to Z80/8085/6800
- CMOS, TTL Compatible Digital Inputs
- Three-State Data Drivers
- Ratiometric Capability
- Single +5V Supply
- Interleaved DMA Operation
- Fast Conversion
- A/D Process Totally Transparent to μ P
- Low Cost

*Second source: Micro Power Systems
MP 7581*




GENERAL DESCRIPTION

The AD7581 is a microprocessor compatible 8 bit, 8 channel, memory buffered, data-acquisition system on a monolithic CMOS chip. It consists of an 8 bit successive approximation A/D converter, an 8 channel multiplexer, 8 X 8 dual-port RAM, three-state DATA drivers (for interface), address latches and microprocessor compatible control logic. The device interfaces directly to 8080, 8085, Z80, 6800 and other microprocessor systems.

The successive approximation conversion takes place on a continuous, channel sequencing, basis using microprocessor control signals for the clock. Data is automatically transferred to its proper location in the 8 X 8 dual-port RAM at the end of each conversion. When under microprocessor control, a READ DATA operation is allowed at any time for any channel since on-chip logic provides interleaved DMA. The facility to latch the address inputs ($A_0 - A_2$) with ALE enables the AD7581 to interface with μ P systems which feature either shared or separate address and data buses.

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

Differential Nonlinearity	Temperature Range and Package	
	Plastic 0 to +70°C	Ceramic -25°C to +85°C
± 1 7/8LSB	AD7581JN	AD7581AD
± 7 /8LSB	AD7581KN	AD7581BD
± 3 /4LSB	AD7581LN	AD7581CD



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A.
Telex: 924491 Cables: ANALOG NORWOODMASS

DC SPECIFICATIONS

(V_{DD} = +5V, V_{REF} = -10V, Unipolar Operation, unless otherwise stated)

Parameter	Version ¹	Typical at +25°C	Limit Over Temperature	Units	Conditions/Comments
ACCURACY					
Resolution	All	8	8	Bits	
Relative Accuracy	JN, AD	±1 7/8	±1 7/8 max	LSB	
	KN, BD	±3/4	±3/4 max	LSB	
	LN, CD	±1/2	±1/2 max	LSB	
Differential Nonlinearity	JN, AD	±1 7/8	±1 7/8 max	LSB	
	KN, BD	±7/8	±7/8 max	LSB	
	LN, CD	±3/4	±3/4 max	LSB	
Offset Error ²	JN, AD	200	200 max	mV	Adjustable to zero, see Figure 7a.
	KN, BD	80	80 max	mV	
	LN, CD	50	50 max	mV	
Gain Error					
Worst Channel	JN, AD	±3	±6 max	LSB	Adjustable to zero, see Figure 7a. Gain Error is Measured After Offset Calibration. Max Full Scale Change for Any Channel from +25°C to T _{min} or T _{max} is ±2LSB.
	KN, BD	±2	±4 max	LSB	
	LN, CD	±1	±2 max	LSB	
Gain Match Between Channels	JN, AD	2	3 max	LSB	Adjustable to zero, see Figure 7a.
	KN, BD	1 1/2	2 max	LSB	
	LN, CD	1	1 max	LSB	
B _{OFS} Gain Error	All	-2 1/2	—	LSB	
ANALOG INPUTS					
Input Resistance					
At V _{REF} (pin 10)	All	10/20/30	10/20/30	kΩ min/typ/max	
At B _{OFS} (pin 1) ³	All	10/20/30	10/20/30	kΩ min/typ/max	
At Any Analog Input (pins 2-9)	All	10/20/30	10/20/30	kΩ min/typ/max	
V _{REF} (For Specified Performance)	All	-10	-10	V	±5%
V _{REF} Range ⁴	All	-5 to -15	-5 to -15	V	
Nominal Analog Input Range					
Unipolar Mode	All	0 to +V _{REF} , 0 to -V _{REF}	0 to +V _{REF} 0 to -V _{REF}	V V	See Figure 7 and 8.
Bipolar Mode	All	-V _{B_{OFS}} ≤ V _{AIN} ≤ V _{REF} - V _{B_{OFS}}			See Figure 9
DIGITAL INPUTS					
CS (pin 13), ALE (pin 16), A ₀ - A ₂ (pins 17-19)					
CLK (pin 15)					
V _{INH} Logic HIGH Input Voltage	All	+2.2	+2.4 min	V	V _{IN} = 0V, V _{DD}
V _{INL} Logic LOW Input Voltage	All	+0.4	+0.8 max	V	
I _{IN} Input Current	All	0.01	1 max	μA	
C _{IN} Input Capacitance ⁵	All	4	5 max	pF	
DIGITAL OUTPUTS					
STAT (pin 12), DB ₇ to DB ₀ (pins 20-27)					
V _{OH} Output HIGH Voltage	All	+4.8	+4.5 min	V	I _{SOURCE} = 40μA I _{SINK} = 1.6mA
V _{OL} Output LOW Voltage	All	+0.4	+0.6 max	V	
I _{LKG} DB ₇ to DB ₀ Floating State Leakage	All	0.3	10 max	μA	V _{OUT} = 0V to V _{DD}
Floating State Output Capacitance (DB ₇ - DB ₀)	All	5	10 max	pF	
Output Code	All	Unipolar Binary Figure 7 Complementary Binary Figure 8 Offset Binary Figure 9			
POWER REQUIREMENTS					
V _{DD}	All	+5	+5	V	f _{CLK} = 1MHz
I _{DD} - Static	All	3 typ	5 max	mA	
I _{DD} - Dynamic	All	3 typ	8 max	mA	

Notes:

- ¹Temperature range as follows: JN, KN, LN (0 to +70°C), AD, BD, CD (-25°C to +85°C).
- ²Typical offset temperature coefficient is ±150μV/°C.
- ³R_{B_{OFS}}/R_{AIN} (0-7) mismatch causes transfer function rotation about positive full scale. The effect is an offset and a gain term when using the circuits of Figure 8a, page 6 and Figure 9a, page 7.
- ⁴Typical value, not guaranteed or subject to test.
- ⁵Guaranteed but not tested.
- ⁶Typical change in B_{OFS} gain from +25°C to T_{min} to T_{max} is ±2 LSB's.

Specifications subject to change without notice.

AC SPECIFICATIONS

($V_{DD} = +5V$, $V_{REF} = -10V$, Unipolar Operation, unless otherwise noted)

Symbol	Specification	Typical at $+25^{\circ}C$	Limit Over Temperature	Units	Conditions
t_H	ALE pulse width	50	80 min	ns	See "Switching Terminology" on page 5
t_{ALS}	Address valid to latch set-up time	45	70 min	ns	
t_{ALH}	Address valid to latch hold time	10	20 min	ns	$C_L = 100pF$
t_{LCS}	Address latch to $\overline{CS}$ set-up time	10	20 min	ns	
t_{ACC}	$\overline{CS}$ to output propagation delay	200	250 max	ns	
t_{CW}	$\overline{CS}$ pulse width	250	280 min	ns	
t_{CF}	$\overline{CS}$ to output float propagation delay	50	80 max	ns	
t_{CLZ}	$\overline{CS}$ to low impedance bus	100	150 max	ns	
f_{CLK}	Clock frequency for stated accuracy	1600	1200 max	kHz	

ABSOLUTE MAXIMUM RATINGS

V_{DD} to AGND +7V
 V_{DD} to DGND +7V
 AGND to DGND -0.3V, V_{DD}
 Digital Input Voltage to DGND
 (pins 13, 16-19) +15V
 Digital Output Voltage to DGND
 (pins 12, 20-27) -0.3V, V_{DD}
 CLK (pin 15) input voltage to DGND +15V
 V_{REF} (pin 10) to AGND $\pm 25V$
 V_{BOFS} (pin 1) to AGND $\pm 17V$
 AIN (0-7) (pin 9-2) $\pm 17V$
 Operating Temperature Range
 JN, KN, LN 0 to $+70^{\circ}C$

AD, BD, CD $-25^{\circ}C$ to $+85^{\circ}C$
 Storage Temperature $-65^{\circ}C$ to $+150^{\circ}C$
 Lead Temperature (Soldering, 10 secs) $+300^{\circ}C$

Power Dissipation (Package)


Plastic (Suffix N)
 to $+50^{\circ}C$ 1200mW
 Derate above $+70^{\circ}C$ by $12mW/^{\circ}C$
 Ceramic (Suffix D)
 to $+50^{\circ}C$ 1000mW
 Derate above $+50^{\circ}C$ by $10mW/^{\circ}C$

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATION



GENERAL CIRCUIT INFORMATION

BASIC CIRCUIT DESCRIPTION

The AD7581 accepts eight analog inputs and sequentially converts each input into an eight-bit binary word using the successive approximation technique. The conversion results are stored in an 8 X 8 bit dual-port RAM. The device runs either directly from the microprocessor clock (in 6800 type systems) or from some suitable signal (e.g. ALE in 8085 type systems). Most applications require only a -10V reference and a +5V supply. Start-up logic is included on the device to establish the correct sequences on power-up. A maximum of 800 clock pulses are required for this period. Figure 1 shows the AD7581 functional diagram.




Figure 1. AD7581 Functional Diagram

Conversion of a single channel requires 80 input clock periods and a complete scan through all channels requires 640 input clock periods. When a channel conversion is complete, the successive approximation register contents are loaded into the proper channel location of the 8 X 8 RAM. At this time a status signal output, $\overline{\text{STAT}}$ (pin 12), gives a short negative going pulse (8 clock periods). This negative going $\overline{\text{STAT}}$ pulse is extended to 72 clock periods when channel 1 conversion is complete. An external pulse width detector connected to the status pin can be used to derive conversion-related timing signals for microprocessor interrupts (see Channel Identification opposite page). Simultaneous with $\overline{\text{STAT}}$ going low, the MUX address is decremented. Eight clock periods later the next conversion is started.

Automatic interleaved DMA is provided by on-chip logic to ensure that memory updates take place at instants when the microprocessor is not addressing memory. Memory locations are addressed by A_0 , A_1 and A_2 . This address may be latched by ALE for systems which feature a multiplexed address/data bus or alternatively, for systems which have separate address and data buses, the address latches can be made transparent by tying ALE (pin 16) HIGH. $\overline{\text{CS}}$ (pin 13) activates three-state buffers to place addressed data on the $\text{DB}_0 - \text{DB}_7$ data output pins.

A/D CIRCUIT DETAILS

In the successive approximation technique, successive bits, starting with the most significant bit (DB_7), are applied to the input of the D/A converter. The DAC output is then compared to the unknown analog input voltage, $A_{\text{IN}}(n)$, using a comparator. If the DAC output is greater than $A_{\text{IN}}(n)$, the data latch for the trial bit is reset to zero, and the next smaller data bit is tried. If the DAC output is less than $A_{\text{IN}}(n)$, the trial data bit stays in the "1" state, and the next smaller data bit is tried. Each successive bit is tried, compared to $A_{\text{IN}}(n)$, and set or reset in this manner until the least significant bit (DB_0) decision is made. The successive approximation register now contains a valid digital representation of $A_{\text{IN}}(n)$. $A_{\text{IN}}(n)$ is assumed to be stable during conversion.

The current weighting D/A converter is a precision multiplying DAC. Figure 2 shows the functional diagram of the DAC as used in the AD7581. It consists of a precision Silicon Chromium thin film R/2R ladder network and 8 N-channel MOSFET switches operated in single-pole-double-throw.

The currents in each 2R shunt arm are binarily weighted i.e., the current in the MSB arm is V_{REF} divided by 2R, in the second arm is V_{REF} divided by 4R, etc. Depending on the D/A logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to AGND or to the comparator summing point.




Figure 2. D/A Converter as Used in AD7581

TIMING AND CONTROL OF THE AD7581

CHANNEL SELECTION

Table 1 shows the truth table for the address inputs. The input address is latched when ALE goes LOW. When ALE is HIGH the address input latch is transparent.

A2	A1	A0	ALE	Channel Data To Be Read
0	0	0	1	Channel 0
0	0	1	1	Channel 1
0	1	0	1	Channel 2
0	1	1	1	Channel 3
1	0	0	1	Channel 4
1	0	1	1	Channel 5
1	1	0	1	Channel 6
1	1	1	1	Channel 7

Table 1. Channel Selection Truth Table

TIMING AND CONTROL

A typical timing diagram is shown in Figure 3. When $\overline{CS}$ is HIGH, the three-state data drivers are in the high-impedance state. When $\overline{CS}$ goes LOW the data drivers switch to the low-impedance state (i.e., low impedance to DGND or to V_{DD}). Output data is valid after time t_{ACC} .




Figure 3. Timing Diagram for the AD7581

SWITCHING TERMINOLOGY

- t_H : ALE pulse width requirement.
- t_{ALH} : Address Valid to latch hold time.
- t_{ALS} : Address Valid to latch set-up time.
- t_{LCS} : Address latch to Chip Select set-up time.
- t_{CW} : Chip Select pulse width requirement.
- t_{ACC} : Chip Select to valid data propagation delay.
- t_{CF} : Chip Select to output data float propagation delay.
- t_{CLZ} : Chip Select to low impedance data bus.

CHANNEL IDENTIFICATION

In some real-time applications, it may be necessary to provide an interrupt signal when a particular channel receives updated data. To achieve this, it is necessary to identify which channel is currently under conversion. The $\overline{STAT}$ output provides an

identifying signal by staying low for an additional 64 clock periods over normal (8 clock periods) when channel 0 is active. This is illustrated in Figure 4. Memory update takes place on a rising edge of a clock pulse. This occurs 6 clock periods before $\overline{STAT}$ goes low.




Figure 4. $\overline{STAT}$ Output for Channel Identification

One simple circuit using the $\overline{STAT}$ output is shown in Figure 5. The time constant RC is chosen such that X_2 ignores the normal $\overline{STAT}$ low pulse width (8 clock periods wide) but responds to the much wider $\overline{STAT}$ low pulse width (72 clock periods wide) occurring during channel 0 conversion. Typically for a $1\mu s$ clock period $C = 0.022\mu F$, $R = 1.8k\Omega$.




Figure 5. Hardware Channel Identification

Another possibility is to use the microprocessor to interrogate the $\overline{STAT}$ output and hence determine channel identity. A simple routine is shown in Figure 6.





Figure 6. Software Channel Identification

UNIPOLAR BINARY OPERATION


OFFSET:

1. Since comparator offset will be the same regardless of which channel is active, take A_0 , A_1 and A_2 LOW and exercise ALE to latch the address.
2. With $AIN_0 = 19.5mV$ (1/2LSB) adjust R11, i.e., the offset voltage on B_{OFFS} , until $DB_7 - DB_1$ are LOW and DB_0 (LSB) flickers.



GAIN (FULL SCALE)

1. Apply +9.941V (FS - 1 1/2LSB) to all input channels AIN (0-7).



2. Select required channel n via A_0 , A_1 , A_2 and latch the Address using ALE.
3. Adjust trimmer RN of selected channel until $DB_7 - DB_1$ are HIGH and the LSB (DB_0) flickers.
4. Select next channel requiring gain trim and repeat steps 2 and 3.

Calibration is as follows (continuous conversions);


Comparator offset is trimmed out via the bipolar offset pin B_{OFS} . R10, R11 and R12 comprise a simple voltage tap buffered by A1 and feeding into B_{OFS} .

1. Since comparator offset will be the same regardless of which channel is active, take A_0 , A_1 and A_2 LOW and exercise ALE to latch the address.
2. With $A_{IN} 0 = -9.98V$ ($-FS + 1/2LSB$) adjust R11, i.e., the offset voltage on B_{OFS} , until $DB_7 - DB_1$ are LOW and the LSB (DB_0) flickers.



GAIN (FULL SCALE)

- 1) Apply -58.6mV (1 1/2LSB) to all input channels AIN (0-7).
- 2) Select required channel n via A_0 , A_1 , A_2 and exercise ALE to latch the address.
- 3) Adjust trimmer RN of selected channel until $DB_7 - DB_1$ are HIGH and the LSB (DB_0) flickers.
- 4) Select next channel requiring gain trim and repeat step 2 and 3.



NOTE: APPROXIMATE BIT WEIGHTS ARE SHOWN FOR ILLUSTRATION. BIT WEIGHT FOR A -10V REFERENCE IS $\approx 39.1\text{mV}$.

Figure 8b. Transfer characteristic for Unipolar Circuit of Figure 8a

BIPOLAR (OFFSET BINARY) OPERATION

Figures 9a and 9b illustrate the analog circuitry and transfer characteristic for $\pm 5\text{V}$ bipolar operation. Output coding is offset binary. Comparator offset correction is again applied to the BOFS pin.


Calibration is as follows (continuous conversions);

OFFSET:

1. Apply -4.980V ($-\text{F.S.} + 1/2\text{LSB}$) to all input channels, AIN (0-7).
2. Trim R11 of the comparator offset circuit until $\text{DB}_7 - \text{DB}_1$ are LOW and the LSB (DB_0) flickers.


GAIN (FULL SCALE)

1. Apply $+4.984\text{V}$ ($+\text{F.S.} - 1/2\text{LSB}$) to all input channels, AIN (0-7).
2. Select required channel n via $\text{A}_0, \text{A}_1, \text{A}_2$, and latch the address using ALE.
3. Adjust trimmer RN of selected channel until $\text{DB}_7 - \text{DB}_1$ are HIGH and the LSB (DB_0) flickers.
4. Select next channel requiring gain trim and repeat steps 2 and 3.
5. Apply 0V to each gain-trimmed channel. If the ADC output code does not flicker between 01111111 and 10000000 repeat the calibration procedure.



NOTES:
¹ R10, R11 AND R12 CAN BE OMITTED IF OFFSET TRIM IS NOT REQUIRED.
² R1 - R8 AND R9 CAN BE OMITTED IF GAIN TRIM IS NOT REQUIRED.
³ R16/R10/R12 = $6.8\text{k}\Omega$. IF R10, R11 AND R12 ARE NOT USED, MAKE R16 = $6.8\text{k}\Omega$.

Figure 9a. AD7581 Bipolar (-5V to $+5\text{V}$) Operation (Output Code is Offset Binary)



NOTE: APPROXIMATE BIT WEIGHTS ARE SHOWN FOR ILLUSTRATION. BIT WEIGHT FOR $\pm 5\text{V}$ FULL SCALE IS $\approx 39.1\text{mV}$.

Figure 9b. Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

INTERFACING THE AD7581




Figure 10. AD7581/6800 Interface




Figure 11. AD7581/8085 Interface

NOTES:

1. ANALOG AND DIGITAL GROUND


It is recommended that A_{GND} and D_{GND} be connected locally to prevent the possibility of injecting noise into the AD7581. In systems where the $A_{GND} - D_{GND}$ intertie is not local, connect back-to-back diodes (IN914 or equivalent) between the AD7581 A_{GND} and D_{GND} pins.

2. LOGIC DEGLITCHING IN μ P APPLICATIONS

Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the AD7581 $\overline{\text{CS}}$ terminal. These glitches can cause unwanted reads. The best way to avoid glitches is to gate the address decoding logic, e.g., with RD (8080, $\overline{\text{RD}}$ (8085) or VMA. (6800).


MECHANICAL INFORMATION

BONDING DIAGRAM




OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE GOLD PLATED (50 MICROINCHES MIN) OVER NICKEL (100 MICROINCHES NOMINAL)
BASE MATERIAL IS KOVAR OR ALLOY 42
CAVITY LID IS ELECTRICALLY ISOLATED

28 PIN CERAMIC DIP



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE SOLDER PLATED KOVAR OR ALLOY 42

28 PIN PLASTIC DIP

Appendix 5 DATA SHEET OF THE TRACKER BALL

STEUERKUGEL (TRACKBALL) Serie 200

Datenblatt

Mit dem Trackball 200 steht eine preisgünstige Alternative zum «joy stick» zur Verfügung. Der Trackball 200 liefert in digitaler Form Rechtecksignale im TTL-Pegel. Dadurch entfällt die bei anderen Verfahren notwendige Analogdigital-Umwandlung. Das ermöglicht eine kompaktere Bauweise.

Die Serie 200 ist ein ideales Eingabegerät z.B. für:

- rechnergesteuerte Zeichengeräte
- Tomographen
- Radaranlagen

- kartographische Darstellungen
- CAD/CAM
- Videospiele
- Personalcomputer
- und verschiedene Handansteuerungen.

Die wesentlichen technischen Merkmale sind: LED-Foto-Transistor-Elektronik, TTL- oder CMOS-kompatibel, 5V 200 mA Einspeisung, 480 Impulse pro Ballumdrehung, getrennte Ausgänge für die X- und Y-Achsen mit Richtungstrennung.

Technische Daten

Mechanische Kennwerte


Gewicht	ca. 230 g
Abmessungen	siehe Massbilder, Rückseite
Rollkraft	≤ 0,45 N
Farbe des Gehäuses	schwarz
Farbe der Kugel	schwarz
Kugeldurchmesser	ca. 51 mm
Drehzahl	max. 200 min ⁻¹
Einbaulage	horizontal (Schräglage siehe Rückseite)

Umgebungsbedingungen

Umgebungs-Betriebs-temperatur	+ 5°C bis + 50°C
Umgebungs-Lagertemperatur	- 25°C bis + 80°C

Elektrische Kennwerte

Code	inkremental
Impulse pro Kugelumdrehung	480 ± 5%
Lichtquelle	LED
Abtastung	optoelektronisch
Empfänger	Fototransistor
Ausgangssignale	Rechteckform (TTL- oder CMOS-kompatibel)
Versorgungsspannung (VCC)	+5 VDC ± 10% ≤ 200 mA
Gerätesteckverbinder	14 Pol DIP Messerleiste auf Leiterplatte montiert
Zugehöriger Flachbandkabelsteckverbinder	14 Pol DIP Federleiste (wird auf Wunsch mitgeliefert)



ELEKTRON AG

Riedhofstrasse 11, 8804 Au ZH, Telefon 01 783 01 11

MT 200 SERIES TRACKBALL SPECIFICATIONS

MECHANICAL

Weight.....	8 oz. max. (23 GM)
Outline and Mounting.....	See drawing (4.5 GM)
Clamping Force.....	1.5 oz. max.
Load.....	100 lb. (45 KG) max. downward
Closure.....	ABS (cycolac KJT) black (other color special)
.....	Themoset phenolic, 2" (51) dia., Black (other color special)
.....	Optical Encoders
.....	200 RPM max.
Mount Position.....	Horizontal. If mounted at an angle. The socket side. Should be elevated (30° max.)


ELECTRICAL

Code	Directional, count/no count
Pulse per rev. of ball	480±5%
Illumination.....	LED
Output Signal.....	Square Wave, TTL, or CMOS Compatible
Input Power (VCC).....	+5 VDC ±10% 200 ma max.
Connector.....	14 Pin DIP Socket
Mating Connector	14 Pin insulation displacement plug (Not Furnished)


ENVIRONMENTAL

Temperature, Operating.....	+5°C to +50°C
Temperature, Storage	-25°C to +80°C


OUTLINE DIMENSIONS



CIRCUIT (TYPICAL)



WAVEFORM



CONNECTOR

Pin	Function
1	-Y
2	+Y
3	Common
4	+5VDC
5	Internal to 3
6	-X
7	+X
8-14	Internal to 3

CANON 9P connector

Pin	4
Pin	5
Pin	6
Pin	1
Pin	2
Pin	3

Appendix 6 DATA SHEET OF THE MOUSE




ÉTUDE ET FABRICATION DE COMPOSANTS
POUR LA MICROMÉCANIQUE
ET L'ÉLECTRONIQUE

MOUSE P-4

Interactive graphic input device
with parallel interface

MOUSE H-4

Interactive graphic input device
with shift register interface



Designed at the Swiss Federal Institute of Technology, Lausanne

Manufactured by Depraz SA, Micromechanics, CH-1345 Le Lieu, Switzerland
Tel (41)(21) 85 15 33 Telex 24310

April 1982

The mouse has been shown ¹ to be an ideal interactive input device for graphics and text manipulation on an alphanumeric screen. Several products use a mouse successfully, and many personal workstations under development in various research projects have selected this input device for efficient man-machine dialogue.

The principle of the mouse is to encode and transfer to the computer the displacement of the mouse held in the palm of the hand, which can rest comfortably on the table next to the keyboard. Three keys easily depressed by the fingers can trigger a particular action or set a particular mode of operation in interaction with the display program.

¹ W.K. English, D.C. Englebart B. Huddart "Computer-aided display control" SRI Report, Project 5061, July 1965.

A Swiss product

Mouse number 4 is the fourth member of a product family started in 1973. It features improved performance and better ergonomical shape at a lower price. Two models exist: P-4 with a parallel interface and H-4 with signal serialisation. These mice have been developed at the Swiss Federal Institute of Technology (Laboratoire de Microinformatique) as part of their research efforts, and have been used for projects at INRIA Paris (N. Naffah, Project Kayak), ETH Zürich (Prof. Wirth, Liliith personal computer) and other institutes in the USA, Germany and France. More than 50 prototypes have been built. Industrial manufacturing started early in 1982, by a small but competent company next to the Lac de Joux, in the Jura region where famous Swiss Music Boxes are manufactured, together with the watches selected for NASA flights to the Moon.

General description

The hemispherical shape (diameter 85mm) of the mouse is easily grasped by the hand, with the three middle digits laying on the keys while the thumb and the little finger move the mouse precisely in interaction with the display. A plain tactile feedback is felt while depressing any key, and the way the mouse is held prevents any movement while depressing a key.

As the mouse is moved over the table top, a steel rolling pin of 20 mm diameter rotates. This rotation is decomposed into two perpendicular axes. For each axis, two square signals are produced, out of phase by 90 degrees, providing 15 pulses per millimeter, at any speed the hand can produce. Alignment and jitter is such that distance between consecutive pulses is guaranteed. Pulse generation rate at maximum hand speed is about 1 ms (fig. 2).




Fig. 1 Outside shape




Fig. 2 Typical output timing

The mouse is usually held so that the X-axis is parallel to the major axis of the axis of the wrist, but the user can find any position that is comfortable. The Y-axis is perpendicular to the X-axis.
If the number of 15 pulses per mm is too high for standard applications, it can be easily divided by hardware or software.


Precision optical wheels with phototransistors and Schmitt trigger generate the signals.

On the standard mouse (P-4), 4 lines carry the pulses out of the mouse through a 9-wire cable which also carry the status of the three switches, the power supply (+5V±10%) and the power and signal return line (GND). Mouse H-4, shifts the 7-bit information through a 5-line cable including the power supply. Power consumption is 40 mA. All signals are CMOS and TTL-LS compatible.

MOUSE P-4

Standard connector on P-4 is a male 9-pin Canon subminiature connectors (fig.3). An 80cm-long 9-wire cable is provided.

The P-4 mouse schematic is given in figure 4. When a key is depressed, the corresponding output is active low.



Canon 2 DE 9P connector
△ Symbol on schematic

Male plug Front view			
Pin 1	+5V	6	GND
2	y2	7	$\overline{H}$
3	y1	8	$\overline{S}$
4	x2	9	$\overline{D}$
5	x1		




Fig. 3 Standard P-4 plug




Fig. 4 P-4 schematic

Appendix 7 MC68000 DESCRIPTION

SECTION 4

SIGNAL AND BUS OPERATION DESCRIPTION

4.1 INTRODUCTION

This section contains a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

4.2 SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 4-1. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other chapters that contain more detail about the function being performed.




Figure 4-1. Input and Output Signals

4.2.1 ADDRESS BUS (A1 THROUGH A23). This 23-bit, unidirectional, three-state bus is capable of addressing eight megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are all set to a logic high.

4.2.2 DATA BUS (D0 THROUGH D15). This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines D0 through D7.

4.2.3 ASYNCHRONOUS BUS CONTROL. Asynchronous data transfers are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

4.2.3.1 Address Strobe (AS). This signal indicates that there is a valid address on the address bus.

4.2.3.2 Read/Write (RW). This signal defines the data bus transfer as a read or write cycle. The RW signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

4.2.3.3 Upper and Lower Data Strobes (UDS, LDS). These signals control the data on the data bus as shown in Table 4-1. When the RW line is high, the processor will read from the data bus as indicated. When the RW line is low, the processor will write to the data bus as shown.

Table 4-1. Data Strobe Control of Data Bus

UDS	RW	D8-D15	D0-D7
High	High	No Valid Data	No Valid Data
Low	High	Valid Data Bits 8-15	Valid Data Bits 0-7
High	Low	No Valid Data	Valid Data Bits 0-7
Low	High	Valid Data Bits 8-15	No Valid Data
Low	Low	Valid Data Bits 8-15	Valid Data Bits 0-7
High	Low	Valid Data Bits 0-7*	Valid Data Bits 0-7
Low	High	Valid Data Bits 8-15	Valid Data Bits 8-15*

*These conditions are a result of current implementation and may not appear on future devices.

4.2.3.4 Data Transfer Acknowledge (DTACK). This input indicates that the data transfer is completed. When the processor recognizes DTACK during a read cycle, data is latched and the bus cycle terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated. Refer to paragraphs 4.3.4 and 4.3.5 for additional information about DTACK.

4.2.4 BUS ARBITRATION CONTROL. These three signals form a bus arbitration circuit to determine which device will be the bus master device. Refer to paragraph 4.3.2 for a detailed description.

4.2.4.1 Bus Request (BR). This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

4.2.4.2 Bus Grant (BG). This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

4.2.4.3 Bus Grant Acknowledge (BGACK). This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

1. a bus grant has been received
2. address strobe is inactive which indicates that the microprocessor is not using the bus
3. data transfer acknowledge is inactive which indicates that either memory or the peripherals are not using the bus
4. bus grant acknowledge is inactive which indicates that no other device is still claiming bus mastership.

4.2.5 INTERRUPT CONTROL (IPL0, IPL1, IPL2). These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is contained in IPL0 and the most significant bit is contained in IPL2. Refer to Section 5 for details on interrupt operation.

4.2.6 SYSTEM CONTROL. The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

4.2.6.1 Bus Error (BER). This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

1. nonresponding devices
2. interrupt vector number acquisition failure
3. illegal access request as determined by a memory management unit
4. other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or the current bus cycle should be retried.

Refer to paragraph 4.3.3 for additional information about the interaction of the bus error and halt signals.

4.2.6.2 Reset (RESET). This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external halt and reset signals applied at the same time. Refer to paragraph 4.3.6 for additional information about reset operation.

4.2.6.3 Halt (HALT). When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state

lines are put in their high-impedance state. Refer to paragraphs 4.3.3 and 4.3.4 for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

4.2.7 M6800 PERIPHERAL CONTROL. These control signals are used to allow the interfacing of synchronous M6800 peripheral devices with the asynchronous MC68000. These signals are explained in the following paragraphs.

4.2.7.1 Enable (E). This signal is the standard enable signal common to all M6800 type peripheral devices. The period for this output is ten MC68000 clock periods (six clocks low; four clocks high).

4.2.7.2 Valid Peripheral Address (VPA). This input indicates that the device or region addressed is an M6800 family device and that data transfer should coincide with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to Section 6.

4.2.7.3 Valid Memory Address (VMA). This output is used to indicate to M6800 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is an M6800 family device.

4.2.8 PROCESSOR STATUS (FC0, FC1, FC2). These function code outputs indicate the mode (user or supervisor) and the cycle type currently being executed as shown in Table 4-2. The information indicated by the function code outputs is valid whenever address strobe (AS) is active.

Table 4-2. Function Code Outputs

FC2	FC1	FC0	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

4.2.9 CLOCK (CLK). The clock input is a TTL compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input shall be a constant frequency.

4.2.10 SIGNAL SUMMARY. Table 4-3 is a summary of all the signals discussed in the previous paragraphs.

Table 4-3. Signal Summary

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A1-A23	Output	High	Yes
Data Bus	D0-D15	Input/Output	High	Yes
Address Strobe	AS	Output	Low	Yes
Read/Write	R/W	Output	Read-High Write-Low	Yes
Upper and Lower Data Strokes	UDS	Output	Low	Yes
Data Transfer Acknowledge	DTACK	Input	Low	No
Bus Request	BR	Input	Low	No
Bus Grant	BG	Output	Low	No
Bus Grant Acknowledge	BGACK	Input	Low	No
Interrupt Priority Level	IPL0, IPL1, IPL2	Input	Low	No
Bus Error	BEERR	Input	Low	No
Reset	RESET	Input/Output	Low	No*
Halt	HALT	Input/Output	Low	No*
Enable	E	Output	High	No
Valid Memory Address	VMA	Output	Low	Yes
Valid Peripheral Address	VPA	Input	Low	No
Function Code Output	FC0, FC1, FC2	Output	High	Yes
Clock	CLK	Input	High	No
Power Input	VCC	Input	—	—
Ground	GND	Input	—	—

*Open Drain

4.3 BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

4.3.1 DATA TRANSFER OPERATIONS. Transfer of data between devices involves the following leads:

- Address Bus A1 through A23
- Data Bus D0 through D15
- Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for desking all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for desking the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the MC68000 for interlocked multiprocessor communications.

NOTE

The terms **assertion** and **negation** will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term **assert** or **assertion** is used to indicate that a signal is active

independent of whether that voltage is low or high. The term negation is used to indicate that a signal is inactive.

Each of the bus cycle operations is defined in terms of a succession of states. These states are described for reference purposes only, and do not necessarily correspond to any implemented machine states.

4.3.1.1 Read Cycle. During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or long word) operation, the processor reads both bytes. When the instruction specifies a byte operation, the processor uses the internal A0 bit to determine which byte to read and then issues the data strobe required for that byte. For byte operations, when the A0 bit equals zero, the upper data strobe is issued. When the A0 bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 4-2. A byte read cycle flow chart is given in Figure 4-3. Read cycle timing is given in Figure 4-4 and Figure 4-5 details word and byte read cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S0) in the read cycle, the address bus (A1 through A23) is in the high-impedance state. A function code is asserted on function code output lines FC0, FC1, and FC2 to indicate which address space this cycle will operate on. The read/write (R/W) signal is switched high to indicate a read cycle. One-half clock cycle later, at state 1, the address bus is released from the high-impedance state.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe (UDS, LDS) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (DTACK). No new control signals are issued during states 3 and 4.

Data transfer acknowledge must be present at the processor a setup time before the end of state 4 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. The bus interface circuitry issues requests for subsequent internal cycles during state 6. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the read-modify-write cycle as explained in paragraph 4.3.1.3.




Figure 4-2. Word Read Cycle Flow Chart

Figure 4-3. Byte Read Cycle Flow Chart

4.3.1.2 Write Cycle. During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses the internal A0 bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A0 bit equals zero, the upper data strobe is issued. When the A0 bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 4-6. A byte write cycle flow chart is given in Figure 4-7. Write cycle timing is given in Figure 4-4 and Figure 4-8 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S0) in the write cycle, the address bus (A1 through A23) is in the high-impedance state. A function code is asserted on function code output lines FC0, FC1, and FC2 to indicate which address space this cycle will operate on.




Figure 4.4. Read and Write Cycle Timing Diagram




Figure 4.5. Word and Byte Read Cycle Timing Diagram

NOTE

The read/write (R/W) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3.

One-half clock cycle later, at state 1, the address bus is released from the high-impedance state.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required,




Figure 4.6. Word Write Cycle Flow Chart

Figure 4.7. Byte Write Cycle Flow Chart




Figure 4.8. Word and Byte Write Cycle Timing Diagram

5.5 EXCEPTION PROCESSING DETAILED DISCUSSION

Exceptions have a number of sources and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

5.5.1 RESET. The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.

5.5.2 INTERRUPTS. Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in the following paragraph.)

the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turnaround time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor a setup time before the end of state 4 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. The bus interface circuitry issues requests for subsequent internal cycles during state 6.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number (see paragraph 6.3). If external logic indicates a bus error, the interrupt is taken to be spurious and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 5-4; a timing diagram is given in Figure 5-5.

PROCESSOR INTERRUPTING DEVICE




Figure 5-4. Interrupt Acknowledge Sequence Flow Chart




Figure 5-5. Interrupt Acknowledge Sequence Timing Diagram

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

5.5.3 INSTRUCTION TRAPS. Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction, execution, or from use of instructions whose normal behavior is trapping.

Exception processing for traps is straightforward. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is internally generated; for the TRAP instruction, part of the vector number comes from the instruction itself. The program counter and the copy of the status register are saved on the supervisor stack. The saved value of the program counter is the address of the instruction after the instruction which generated the trap. Finally, instruction execution commences at the address contained in the exception vector.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.

The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

SECTION 6 INTERFACE WITH M6800 PERIPHERALS

6.1 INTRODUCTION

Motorola's extensive line of M6800 peripherals are directly compatible with the MC68000. Some of these devices that are particularly useful are:

- MC6821 Peripheral Interface Adapter
- MC6840 Programmable Timer Module
- MC6843 Floppy Disk Controller
- MC6845 CRT Controller
- MC6849 Dual Density Floppy Disk Controller
- MC6850 Asynchronous Communication Interface Adapter
- MC6852 Synchronous Serial Data Adapter
- MC6854 Advanced Data Link Controller
- MC68488 General Purpose Interface Adapter

To interface the synchronous M6800 peripherals with the asynchronous MC68000, the processor modifies its bus cycle to meet the M6800 cycle requirements whenever an M6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 6-1 is a flow chart of the interface operations between the processor and M6800 devices.

6.2 DATA TRANSFER OPERATION

Three signals on the processor provide the M6800 interface. They are: enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or $\phi 2$ signal in existing M6800 systems. It is the bus clock used by the M6800 peripherals to synchronize data transfer. Enable is a constant frequency clock that is one-tenth of the incoming MC68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz MC68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do two successive VPA accesses on successive E pulses.

M6800 cycle timing is given in Figure 6-2. At state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock cycle later, in state 1, the address bus is released from the high-impedance state.

During state 2, the address strobe ($\overline{AS}$) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle, the read/write (R/W) signal is



The **VPA** Input signals the processor that the address on the bus is the address of an M6800 device (or an area reserved for M6800 devices) and that the bus should conform to the $\phi 2$ transfer characteristics of the M6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe.

After the recognition of $\overline{VPA}$, the processor assures that the Enable ($\overline{E}$) is low, by waiting if necessary, and subsequently asserts $\overline{VMA}$. Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the M6800 peripherals are selected and deselected at the correct time. The peripheral now runs its cycle during the high portion of the $\overline{E}$ signal.

[illegible]

Figure 6-2. M6800 Cycle Operation

Timing information for interfacing with M6800 peripheral devices is contained in the data sheet for the MC68000. Always refer to the latest revision of the MC68000 and desired M6800 peripheral device data sheet when interfacing these devices.

A number of application notes have been published detailing the use of the MC68000 with M6800 Family peripheral devices. The following listing of application notes is current through September 1981. They are available from the Motorola Literature Distribution Center in Phoenix, Arizona.

No.	Title
808	Interfacing M6800 Peripheral Devices to the MC68000 Asynchronously
809	Interfacing the MC68000 to the MC6846 RIOT
810	Dual 16-Bit Ports for the MC68000 Using Two MC6821s
815	Color Graphics for the MC68000 Using the MC6847
816	A Software Refreshed Memory Card for the MC68000
817	Asynchronous Communications for the MC68000 Using the MC6850
818	Synchronous I/O for the MC68000 Using the MC6852
819	Prioritized Individually Vectored Interrupts for Multiple Peripheral Systems with the MC68000
824	MC68000 DMA Using the MC6844 DMA Controller
834	Using the MC68000 and the MC6845 for a Color Graphics System

6.3 INTERRUPT INTERFACE OPERATION

During an interrupt acknowledge cycle while the processor is fetching the vector, if $\overline{VPA}$ is asserted, the MC68000 will assert $\overline{VMA}$ and complete a normal M68000 read cycle, as shown in Figure 6-3. The processor will then use an internally generated vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).




Figure 6-3. Autovector Operation Timing Diagram

This operates in the same fashion (but is not restricted to) the M68000 interrupt sequence. The basic difference is that there are six normal interrupt vectors and one NMI-type vector. As with both the M6800 and the MC68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since $\overline{VMA}$ is asserted during autovectoring, the M6800 peripheral address decoding should prevent unintended accesses.

APPENDIX A CONDITION CODES COMPUTATION

A.1 INTRODUCTION

This appendix provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

Two criteria were used in developing the condition codes:

- Consistency — across instruction, uses, and instances
- Meaningful Results — no change unless it provides useful information

The consistency across instructions means that instructions which are special cases of more general instructions affect the condition codes in the same way. Consistency across instances means that if an instruction ever affects a condition code, it will always affect that condition code. Consistency across uses means that whether the condition codes were set by a compare, test, or move instruction, the conditional instructions test the same situation. The tests used for the conditional instructions and the code computations are given in paragraph A.5.

A.2 CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits:

- N — Negative
- Z — Zero
- V — Overflow
- C — Carry
- X — Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the MC68000 to simplify the programming model.

A.3 CONDITION CODE REGISTER NOTATION

In the instruction set details given in Appendix B, the description of the effect on the condition codes is given in the following form:

Appendix 8 MC68000 FRONTBUS

Appendix 8

MC68000 FRONTBUS

60 pin scotch cable connector

Pin number			
A1	-	1	2 - A2
A3	-	3	4 - A4
A5	-	5	6 - A6
A7	-	7	8 - A8
A9	-	9	10 - A10
A11	-	11	12 - A12
A13	-	13	14 - A14
A15	-	15	16 - A16
A17	-	17	18 - A18
A19	-	19	20 - A20
A21	-	21	22 - A22
A23	-	23	24 - $\overline{AS}$
R/ $\overline{W}$	-	25	26 - $\overline{DTACK}$
RESERVED	-	27	28 - $\overline{LDS}$
$\overline{UDS}$	-	29	30 - D0
D1	-	31	32 - D2
D3	-	33	34 - D4
D5	-	35	36 - D6
D7	-	37	38 - D8
D9	-	39	40 - D10
D11	-	41	42 - D12
D13	-	43	44 - D14
D15	-	45	46 - $\overline{BR}$
E	-	47	48 - $\overline{BG}$
$\overline{VMA}$	-	49	50 - $\overline{BGACK}$
$\overline{VPA}$	-	51	52 - $\overline{INT RQ}$
$\overline{BERR}$	-	53	54 - RESERVED
$\overline{RESET}$	-	55	56 - $\overline{HALT}$
FC0	-	57	58 - FC1
FC2	-	59	60 - RESERVED

The pin functions is the same as described in the 68000 specifications shown in appendix 7.

Appendix 9 G64 BUS DESCRIPTION

FONCTIONNEMENT DU BUS

Le transfert de données entre circuits utilise les lignes suivantes:

- . Bus d'adresse A0. A15 et extensions éventuelles
- . Bus de données $\overline{D0}$ à $\overline{D7}$
- . Signaux de validation $\overline{VMA}$ et $\overline{VPA}$
- . Signaux d'horloge et de transaction

- Bus d'adresse (A0.15) vrai à l'état haut

Ce bus de 16 bits unidirectionnel à 3 états est capable de sélectionner l'un parmi des 65536 octets de la zone adressable. Il est transmis sur le bus depuis le processeur à travers des circuits d'amplification du type 74LS244.

Dans certaines configurations multi pages, 4 bits d'extensions sont transmis simultanément.

Ces signaux sont établis avant le 1^e quart de cycle.

- Bus de données ($\overline{D0.D7}$) vrai à l'état bas

Ce bus de 8 bits, bidirectionnel à 3 états, est utilisé pour transmettre les données depuis le processeur vers le registre sélectionné par le bus d'adresse ou depuis le registre vers le processeur. Il est transmis à travers un circuit d'amplification du type 74LS640 ou équivalent.

- Signal de validation mémoire ($\overline{VMA}$) (actif bas 3 états)

Cette sortie est utilisée pour indiquer à la mémoire externe au processeur qu'il y a une adresse valide sur le bus d'adresse. Aucune action irréversible ne doit être prise avant la phase 2 (ENABLE).

- Signal de validation périphérique ($\overline{VPA}$) (actif bas 3 états)

Cette sortie indique aux circuits périphériques qu'il y a une adresse valide sur les lignes A0.A9 du bus d'adresse. En fonctionnement normal, ce signal doit être utilisé comme signal de validation des périphériques.

- Signal d'activation (ENABLE) actif haut 3 états

Cette sortie est utilisée pour signaler l'utilisation du bus de données.

Utilisée en conjonction avec le signal $R/\overline{w}$, elle indique que le processeur attend des données ou présente des données sur le bus.

- Lecture/écriture (R/ $\bar{w}$) 3 états

Cette sortie indique aux circuits mémoires et périphériques que le processeur est en lecture (état haut) ou en écriture (état bas).

- Signal Prêt (READY) vrai à l'état haut

Cette entrée de commande mise à l'état faux permet allongement du signal ENABLE pour une durée maximum de 10 micro-secondes. En fonctionnement normal, elle est fixée à l'état actif par une résistance de tirage.

- Signal d'initialisation (RESET) actif bas

Cette sortie, activée lors de la mise sous tension ou par un bouton pouvoir est généralement utilisée pour mettre les périphériques à l'état initial.

ENTREES D'INTERRUPTION $\overline{NMI}$, $\overline{IRQ}$, $\overline{FIRQ}$

Ces entrées, actives basses, maintenues à l'état inactif par des résistances de tirage sont connectées directement à la broche correspondante du processeur.

ARRET (HALT)

Le micro-processeur s'arrête lorsque l'on met cette ligne au niveau bas. Cette entrée, maintenue à l'état inactif par une résistance de tirage est connectée directement à la broche correspondante du processeur.

BUS DISPONIBLE (BA)

Ce signal amplifié, actif haut signale l'état correspondant du processeur, il est utilisé pour mettre toutes les sorties en 3 états sauf le signal d'horloge mémoire et le signal d'initialisation.

HORLOGE MEMOIRE (MEMCLK)

Ce signal est la référence de temps du processeur et sert plus spécialement à déclencher les cycles dans les mémoires dynamiques.

BUS MICRO-ORDINATEUR E 68 XX VU DE L'AVANT

a		b	
GND	1	GND	
A0	2	A8	ADRESSES ET
A1	3	A9	
A2	4	A10	
A3	5	A11	
A4	6	A12	
A5	7	A13	
A6	8	A14	
A7	9	A15	
AEXT0	10	AEXT2	EXTENSIONS
AEXT1	11	AEXT3	
$\overline{\text{HALT}}$	12	RESERVE	CONTROLE
MEMCLK	13	ENABLE	
VPA	14	RESET	
READY	15	NMI	
VMA	16	IRQ	
R/ $\overline{\omega}$	17	FIRQ	
BA	18	RESERVE	
$\overline{\text{DRQ0}}$	19	$\overline{\text{DACK0}}$	A.D.M.
$\overline{\text{DRQ1}}$	20	$\overline{\text{DACK1}}$	
$\overline{\text{DRQ2}}$	21	$\overline{\text{DACK2}}$	
$\overline{\text{DRQ3}}$	22	$\overline{\text{DACK3}}$	
$\overline{\text{D0}}$	23	$\overline{\text{D4}}$	
$\overline{\text{D1}}$	24	$\overline{\text{D5}}$	
$\overline{\text{D2}}$	25	$\overline{\text{D6}}$	
$\overline{\text{D3}}$	26	$\overline{\text{D7}}$	
RESERVE	27	PARERR	
RESERVE	28	RESERVE	
-5V	29	+5V Batt	
+12V	30	-12V	
+5V	31	+5V	
0V	32	0V	

Appendix 10 SOURCE CODE FOR PAL IC 28

PAL16L8

P0023

PAL DESIGN SPECIFICATION

PETER PETERSEN 2/12/83

THE FIRST DECODER FOR MANMACHINE MODUL

CERN div. SPS

A23 A22 A21 A20 A19 A18 A17 A16 /ENCINT GND

/IACK /G64EN READ /LDS /G64VPA /G64VMA /MMCCS /VMA /MMCEN VCC

MMCCS = A23*A22*/A21*/A20*/A19*/A18*/A17*/A16*LDS*/IACK

MMCEN = A23*A22*/A21*/A20*/A19*/A18*/A17*/A16*LDS*/IACK

+ ENCINT

G64VMA = A23*A22*/A21*/A20*/A19*/A18*A17*LDS*/IACK*VMA

G64VPA = A23*A22*/A21*/A20*/A19*/A18*/A17*A16*LDS*/IACK*VMA

G64EN = A23*A22*/A21*/A20*/A19*/A18*/A17*A16*LDS*/IACK

+ A23*A22*/A21*/A20*/A19*/A18*A17* LDS*/IACK

FUNCTION TABLE:

A23 A22 A21 A20 A19 A18 A17 A16 /ENCINT /IACK /LDS READ /VMA
/G64VMA /G64VPA /G64EN /MMCCS /MMCEN

;

;-INPUTS-----OUTPUTS-----

;

;-ADDRESS /ENCINT /IACK /LDS /READ /VMA -----G64----- --MMC--

;22221111 /VPA /VMA /EN /CS /EN

;32109876

HHLLLLLL	H	H	L	H	H	H	H	H	L	L
HHLLLLLL	H	H	L	L	H	H	H	H	L	L
HHLLLLLH	H	H	L	H	H	H	H	L	H	H
HHLLLLLh	H	H	L	H	L	L	H	L	H	H
HHLLLLLX	H	H	L	L	L	H	L	L	H	H
HHLLLLLL	H	H	L	H	L	H	H	H	H	H
HHHHHHHH	L	L	H	H	H	H	H	H	H	L

Appendix 11 SOURCE CODE FOR PAL IC 27

PAL DESIGN SPECIFICATION
PETER PETERSEN 2/12/83

PETER PETERSEN 2/12/83

CERN div. SPS

/LDS /RESET /BUTWR /ENCINT /IACK /ENCEN /CLICK /ENCCLR NC VCC

CLICK = MMCCS*/READ*/A1*/A2*/A3*LDS

$$\text{ENCCLR} = \text{RESET} + \text{ENCRD}$$
$$\text{ENCINT} = \text{FC0} * \text{FC1} * \text{FC2} * \text{LDS} * \text{A1} * / \text{A2} * \text{A3}$$

BUTWR = MMCCS*/READ*/A1*A2*/A3*LDS

```
A3 A2 A1 FC2 FC1 FC0 READ /LDS /RESET /ENCRD /MMCCS
/BUTWR /ENCINT /IACK /ENCEN /CLICK /ENCLR
```

INPUTS							OUTPUTS					
ADR	FC	READ	/LDS	/RE SET	/ENC RD	/MMC CS	/BUT WR	/ENC INT	/IACK	/ENC EN	/CL ICK	/ENC CLR
321	210											
HHH	HHH	H	H	H	H	H	H	H	L	H	H	H
HLH	HHH	H	L	H	H	H	H	L	L	H	H	H
LLL	LLL	L	L	H	H	L	H	H	H	H	L	H
LLH	HLL	L	L	H	H	L	H	H	H	L	H	H
LHL	LHL	L	L	H	H	L	L	H	H	H	H	H
LLL	LLH	H	H	L	H	H	H	H	H	H	H	L
HLH	HLH	H	H	H	L	H	H	H	H	H	H	L

Appendix 12 CAMAC DESCRIPTION

TABLE II CONTACT ALLOCATION AT A NORMAL STATION
(Viewed from front of crate)

		S		A	
Bus-line	Free Bus-line	P1	B	Busy	Bus-line
Bus-line	Free Bus-line	P2	F16	Function	Bus-line
Individual patch contact		P3	F8	Function	Bus-line
Individual patch contact		P4	F4	Function	Bus-line
Individual patch contact		P5	F2	Function	Bus-line
Bus-line	Command Accepted	X	F1	Function	Bus-line
Bus-line	Inhibit	I	A8	Sub-address	Bus-line
Bus-line	Clear	C	A4	Sub-address	Bus-line
Individual line	Station Number	N	A2	Sub-address	Bus-line
Individual line	Look-at-Me	L	A1	Sub-address	Bus-line
Bus-line	Strobe 1	S1	Z	Initialise	Bus-line
Bus-line	Strobe 2	S2	Q	Response	Bus-line
24 Write Bus-lines		W24	W23		
		W22	W21		
		W20	W19		
		W18	W17		
		W16	W15		
		W14	W13		
		W12	W11		
		W10	W9		
		W8	W7		
		W6	W5		
		W4	W3		
		W2	W1		
		R24	R23		
		R22	R21		
		R20	R19		
		R18	R17		
24 Read Bus-lines		R16	R15		
		R14	R13		
		R12	R11		
		R10	R9		
		R8	R7		
		R6	R5		
		R4	R3		
		R2	R1		
		-12	-24	-24V d.c.	
		+200	-6	-6V d.c.	
		ACL	ACN	117V a.c. Neutral	
		Y1	E	Clean Earth	
		+12	+24	+24V d.c.	
		Y2	+6	+6V d.c.	
		0	0	0V (Power Return)	
Power Bus-lines	-12V d.c. +200V d.c. 117V a.c. Live Reserved +12V d.c. Reserved 0V (Power Return)				Power Bus-lines

The assignment of contacts at the Dataway connector and their connections to bus-lines, individual lines and patch contacts must be as shown in Table II for normal stations and Table III for the control station. The control station must be to the right of all normal stations.

5.1 Commands

The state of the signals on the individual Station Number lines (specifying a module or modules), the four Sub-address lines (specifying a sub-section of the module) and the five Function lines (specifying the type of operation) constitute a command.

The command signals are maintained for the full duration of the Dataway operation. They are accompanied by a signal on the Busy bus-line, which indicates to all units that a Dataway operation is in progress.

Plug-in units must not rely on the state of signals on the Sub-address and Function lines when no command operation is in progress.

5.1.1 Station Number (N)

Each normal station is addressed by a signal on an individual Station Number line (N_i) which comes from a separate contact at the control station (see Tables II and III). The stations are numbered in decimal from the left-hand end as viewed from the front, beginning with Station 1 (addressed by N_1).

There is no restriction on the number of stations that can be addressed simultaneously.

5.1.2 Sub-address (A8, A4, A2, A1)

Different sections of a module are addressed by signals on the four A bus-lines. These signals are decoded in the module to select one of up to sixteen sub-addresses, numbered in decimal from A(0) to A(15).

The sub-address may be used to select, for example, a register within the module, or a feature that is to control the Response signal (Q), or a section of the module that is to be operated on by functions such as Enable, Disable, and Execute. The use made of the sub-address within a module is discussed in relation to the function codes in Section 6.

Each sub-address code used in a module must be fully decoded in the module. Full decoding means that all 4 Dataway Sub-address signals are used in the decoding process.

The sub-address codes are designated A(0), A(1), A(2), A(3) etc. to distinguish them from the individual Sub-address lines A1, A2, A4 and A8. For example, the Sub-address signals A1 = 1, A2 = 1, A4 = 0 and A8 = 0 represent the code A(3).

TABLE IV THE FUNCTION CODES

CODE F()	FUNCTION	USE OF R AND W LINES	FUNCTION SIGNALS					CODE F()
			F16	F8	F4	F2	F1	
0	Read Group 1 Register	Functions using the R lines	0	0	0	0	0	0
1	Read Group 2 Register		0	0	0	0	1	1
2	Read and Clear Group 1 Register		0	0	0	1	0	2
3	Read Complement of Group 1 Register		0	0	0	1	1	3
4	Non-standard		0	0	1	0	0	4
5	Reserved		0	0	1	0	1	5
6	Non-standard		0	0	1	1	0	6
7	Reserved		0	0	1	1	1	7
8	Test Look-at-Me <i>Reserved</i>	Functions not using the R or W lines	0	1	0	0	0	8
9	Clear Group 1 Register		0	1	0	0	1	9
10	Clear Look-at-Me		0	1	0	1	0	10
11	Clear Group 2 Register		0	1	0	1	1	11
12	Non-standard		0	1	1	0	0	12
13	Reserved		0	1	1	0	1	13
14	Non-standard		0	1	1	1	0	14
15	Reserved		0	1	1	1	1	15
16	Overwrite Group 1 Register	Functions using the W lines	1	0	0	0	0	16
17	Overwrite Group 2 Register		1	0	0	0	1	17
18	Selective Set Group 1 Register		1	0	0	1	0	18
19	Selective Set Group 2 Register		1	0	0	1	1	19
20	Non-standard <i>Reserved</i>		1	0	1	0	0	20
21	Selective Clear Group 1 Register		1	0	1	0	1	21
22	Non-standard		1	0	1	1	0	22
23	Selective Clear Group 2 Register		1	0	1	1	1	23
24	Disable	Functions not using the R or W lines	1	1	0	0	0	24
25	Execute		1	1	0	0	1	25
26	Enable		1	1	0	1	0	26
27	Test Status		1	1	0	1	1	27
28	Non-standard		1	1	1	0	0	28
29	Reserved		1	1	1	0	1	29
30	Non-standard		1	1	1	1	0	30
31	Reserved		1	1	1	1	1	31

5.1.3 Function (F16, F8, F4, F2, F1)

The function to be performed at the specified sub-address in the selected module or modules is defined by the signals on the five F bus-lines. These signals are decoded in the module to select one of up to 32 functions, numbered in decimal from F(0) to F(31). The definitions of the 32 function codes are summarised in Table IV and are detailed in Section 6 in relation to the command structure.

In some systems the controller partially decodes the Function signals in order to determine whether a data transfer is required to a module (writing) or from a module (reading). Multiple station addressing allows operations with the same function code to be performed simultaneously in more than one module. These features depend on some standardisation in the assignment of function codes.

The function codes are sub-divided into three groups, involving read operations, write operations, and operations with no transfer of data. The *standard* function codes have defined actions in modules and controllers. There are also *reserved* codes, for any future additions to the standard codes, and *non-standard* codes whose use is neither defined in detail nor co-ordinated by the ESONE Committee.

Each function code used in a module must be fully decoded in the module. Full decoding means that all 5 Dataway Function signals are used in the decoding process.

The function codes are designated F(0), F(1), F(2), F(3) etc. to distinguish them from the individual function lines F1, F2 etc. For example, the Function signals F1 = 1, F2 = 0, F4 = 0, F8 = 1 and F16 = 1 represent the code F(25).

5.2 Strobe Signals (S1 and S2)

During each command operation the controller generates two Strobe signals S1 and S2 in sequence on separate bus-lines. In response to these timing signals plug-in units initiate various actions appropriate to the command that is present on the Dataway.

Both Strobe signals must be generated during each command operation.

Plug-in units must not take irreversible action based on the command or data signals until the time of S1. Actions concerned with the acceptance of data and status information from the R, W, Q and X lines must be initiated at the time of S1 (with the possible exception given below). Other actions may also be timed by S1, but must not change the state of signals on the R and W lines.

Any actions that can change the state of Dataway Read or Write signals must be initiated by the second strobe S2. For example, S2 must be used if it is required to clear a register whose output is connected to the Dataway.

Modules normally accept write data in response to S1, because the data signals are permitted to change at the time of S2. However, modules may accept write data in response to S2 under special circumstances, but this is not recommended.

During unaddressed Dataway operations the controller generates Strobe S2 to indicate when modules accept the common control signal. Strobe S1 may also be generated, but this is not mandatory and modules cannot rely on it.

Strobe S2 must be generated during each unaddressed operation.

5.3 Data

All information carried by the Read and Write lines is conveniently described as *data*, although it may be information concerned with status or control features in modules. Information that is transferred to or from a control register in a module is thus regarded as data.

Up to 24 bits may be transferred in parallel between the controller and the selected module. Independent lines are provided for the read and write directions of transfer.

If the bits of a data word have different numerical significance, line R_n should be used for a higher-order bit than R_{n-1} , and W_n for a higher-order bit than W_{n-1} .

It is recommended that controllers have 24-bit capability. For particular applications assemblies are permitted in which the controller has a word length less than 24 bits and the modules have an equal or smaller word length.

Plug-in units must not rely on the state of signals on the Read and Write bus-lines when no command operation is in progress.

5.3.1 Write Lines (W1–W24)

The controller generates data signals on the W bus-lines during each write operation. The W signals must reach a steady state before S1 and must be maintained until the end of the operation, unless modified by S2. Strobe S1 must be used by the modules to strobe the data unless there are very strong technical reasons for choosing S2 (see Section 5.2).

The W lines serve a few data sources (typically only one controller) and many data receivers.

5.3.2 Read Lines (R1–R24)

Data signals are set up on the R bus-lines by the module during a read operation. The R signals must reach a steady state before S1 and must be maintained for the full duration of the Dataway operation, unless the state of the data source is changed by S2. The controller must initiate action concerned with the acceptance of data from the R-lines at the time of the Strobe S1 and must not take irreversible action before this.

The R lines serve a few data receivers (typically only one controller) and many data sources.

5.4 Status Information

Status information is conveyed by signals on the Look-at-Me (L), Busy (B), Response (Q) and Command Accepted (X) lines.

5.4.1 Look-at-Me (L)

The Look-at-Me lines, like the N lines, are individual connections from each normal station to separate contacts at the control station (L1 from station 1, etc.)

Any module may generate a signal on its individual line (L_i) to indicate that it requires attention. Modules that occupy more than one station may indicate different demands by signals on the appropriate L lines.

The L signal generated by a module may represent demands for attention originating from more than one Look-at-Me source (*LAM source*) in the module. A LAM structure by which various demands can be selected and grouped to form the L signal is shown in Figure 11 and described below. All modules that generate L have the mandatory features shown in Figure 11 and may incorporate additional features for more complex demand handling.

Individual bits of the *LAM status register* are set by the corresponding LAM sources, and are cleared by appropriate commands and by the initialise signal. The outputs (*LAM status*) may be examined collectively by reading the state of all outputs (Read Group 2 at A(12)), or individually by the command Test Status with the appropriate sub-address A(i). Each LAM status should be individually enabled and disabled (for example by a *LAM mask*) to form the corresponding *LAM request*. The LAM requests are examined collectively by reading the state of all LAM requests (Read Group 2 at A(14)), or individually by the command Test LAM with the appropriate sub-address A(i). The internal Look-at-Me signal (*L signal*), derived from the OR-combination of the LAM requests, is tested by the command Test LAM, with sub-address A(k) distinguishing this from tests of individual LAM requests. Finally, the output of this signal as the *Dataway L signal* is inhibited while the module is addressed by N, possibly in conjunction with certain F and A codes or groups of codes. (See Section 5.4.1.3).

5.4.1.1 Look-at-Me: Clear, Disable and Test

Provision must be made for resetting each bit of the LAM status register individually, either by a Clear Look-at-Me operation F(10) (see Section 6.2.3), or by a Selective Clear Group 2 operation F(23) (see Sections 5.4.1.2 & 6.3.6). All LAM status bits must be reset collectively by the Initialise signal (see Section 5.5.1).

If the LAM request calls for some specific action (for example, reading the contents of a data register) then the corresponding bit of the LAM status register should also be cleared when the appropriate Dataway operation is performed.

A module that has generated $L = 1$ must not clear the LAM status register until it receives an appropriate command or the Initialise signal.

Each module that generates L should have a means of enabling and disabling the LAM requests. This may be done by loading and clearing a mask register, or by Enable and Disable commands.

All LAM requests that can be disabled by commands must also be disabled by the Initialise signal (Z).

A module that generates L must have a means of testing the L signal by a Test Look-at-Me operation (Function code F(8), with a sub-address distinguishing this from tests of individual LAM requests). If there are several LAM sources the corresponding LAM requests must also be capable of being examined either by Test Look-at-Me operations associated with appropriate sub-addresses or by reading a LAM request pattern in a read operation.

5.4.1.2 Look-at-Me: Commands for Access

Modules may contain registers for LAM information. These registers are not mandatory but if included they should be accessed as Group 2 registers at the following sub-addresses:

LAM Status Register A(12) ←
LAM Mask Register A(13)
LAM Request Register A(14)

Corresponding bit-positions should be associated with the same LAM source.

The state of each data-bit read from the LAM status or LAM request register is the same as the state of the Q response that would be obtained by a Test Status or Test Look-at-Me operation.

The data word read from A(12) should have LAM status information in the low-order bits and may also contain other status information. Each bit of the data word loaded into A(13) should be in the '1' state to enable the corresponding LAM request, and in the '0' state to disable it.

The operations used to access LAM information may be divided into two classes. One class consists of Read F(1), Write F(17), Clear F(11), Selective Set F(19) & Selective Clear F(23) addressed to the Group 2 LAM registers described above. This class is preferred for operations on modules with many LAM sources. The other class consists of Clear LAM F(10), Enable F(26), Disable F(24), Test Status F(27) and Test LAM F(8) addressed to specific demands. This class is preferred for modules with few LAM sources. In the one class a LAM source, LAM (i), is associated with bit position (i) in data words, and in the other class with sub-address A(i). For ease of programming it is recommended that all the operations related to a particular LAM source should belong to only one class.

5.4.1.3 Look-at-Me: Gating

When a module that is generating $L_i = 1$ receives a command that will cause it to cease doing so, it must inhibit the L signal or the appropriate LAM request. The inhibit condition must be effective before Strobe S1 and must be maintained until the end of the Dataway operation.

This requirement may be met very simply by inhibiting the L signal output when a module is addressed by any command ($L_i = 0$ when $N_i = 1$). Unaddressed modules can thus initiate $L_i = 1$ at any time, but addressed modules cannot do so until the end of the current Dataway operation.

The requirements may be met more precisely by inhibiting only those LAM status signals that are cancelled by the current command. The ability to initiate $L_i = 1$ during a Dataway operation is thus extended to all LAM requests that are not being cancelled. This requires the recognition of $N_i = 1$ with the specific functions and sub-addresses, and the generation of appropriate inhibit conditions.

The requirement may be interpreted in ways intermediate between these extremes. For example, the ability to initiate $L_i = 1$ can be extended to all LAM requests during most Dataway operations if the L signal output is inhibited when the module is addressed by $N_i = 1$ together with appropriate, easily identifiable groups of functions and sub-addresses.

The mandatory statement above replaces the previous requirement in EUR 4100e (1969) that all modules gate off their L signal output during every operation ($L_i = 0$ when $B = 1$). It allows L signals to be initiated at any time, maintained continuously, and removed in advance of Strobes S1 and S2. This counteracts delays elsewhere in systems and leads to improved performance in handling demands for attention.

Units conforming to this specification and to the earlier specification can generally be used together in systems where the improved performance is not required.

Appendix 13 SCAMAC PROGRAM

ADDER SEC OPC EXT EXT

1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 1. 2. 3. 253. 254. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46.

```
*****
* CAMAC MODULE TO STAC
*
* AUTHOR: OLE BORCH
*
* MODIFIED BY : NAME:
* OLE
* Peter
*
* Changes: All A, F possible
* CAMACIRQ routine changed
* Vectors in EPROM
* Functions for transfer of status information
* the group 2 registers.
* Functions for MMC inserted
* Functions for G64 communication
*****
```

000000 G

CAMAC

IDENT
INSERT

FILE: \$SI.ST1.LIB(NODDEF)

***** INSERT *****

***** NOVAL AND CAMAC - MACROS AND DEFINITIONS *****

***** CANDEES *****

| | |
|------|---|
| 2. | 1 |
| 3. | 1 |
| 253. | 1 |
| 254. | 1 |

OLIST
LIST

BSHORT
LIST

FORM. CREF

```
*****  
**                                     **  
**          EXTERN BLOCK             **  
**                                     **  
*****
```

EXTERN BLOCK

```
*****
EXTRN  CAMSTACD,CAMSTACL
EXTRN  WMCP01,G64P01,MEMP01
EXTRN  REG2IABS
EXTRN  WMCSSTATUS,TINIT,CLICKADR,TIMER
EXTRN  ENCODEN,ENCODMASK,G64VPABASE,G64VMABASE
EXTRN  CINBUF,COUTBUF,CIN,COUT
EXTRN  MSG,DPRINT,NSSET,NODSTKF
*****
```

```
*****
*                                     *
*                               EXCEPTION VECTOR ROUTINES                               *
*                                     *
*****
```

SECTION G G

000000 0

EXCEPTION VECTOR ROUTINES

Version 3.5 from: 16th of November 1983 16:10:57

wylbur-No SOURCE - S T A T E M E N T

* CAMAC INTERRUPT HANDLER

```
* *
* * MOVE.W SWITCH,DI
* * CLR.W SWITCH
* * MOVE.L #CAMAD,AI
* * MOVE.W DI,(A1)
* * MOVE.W (A1),DI
* * MOVE.L #CAMAL,AI
* * MOVE.L DI,(A1)
* * MOVE.L (A1),DI
* * NO BYTE TRANSFER IS POSSIBLE
* * PRESENT NODAL CAMAC COMMAND CAN'T HANDLE LONG WORD TRANSFER
```

```
READ STATUS REGISTER, 5 MODE,I,A,F,N
SET LAM
LOAD CAMAC WORD ADDRESS
WRITE WORD TO CAMAC
LOAD CAMAC LONG ADDRESS
WRITE LONG TO CAMAC
READ LONG FROM CAMAC
```

| | ADDR | SEC | OPC | EXT | EXI | |
|-----|--------|-----|------|------|-------|-------------------|
| 41. | 000000 | G | 48E7 | E0F8 | 0040 | CAMACIRQ |
| 48. | 000004 | G | 3039 | 00C0 | | REASW |
| 49. | 00000A | G | 4640 | | | DO |
| 50. | 00000C | G | 0800 | | | #0,DO |
| 51. | 000010 | G | 6710 | | | CAMACREI |
| 52. | 000012 | G | 0240 | 01FE | | #SAFE,DO |
| 53. | 000016 | G | 2079 | 0000 | 0028+ | CAMIABEL,AO |
| 54. | 00001C | G | D0F0 | 0000 | | (AO,DO.W),AO |
| 55. | 000020 | G | 4E90 | | | (AO) |
| 56. | 000022 | G | 4CDF | 1F07 | | (A7)+,DO-D2/AO-A4 |
| 57. | 000026 | G | 4E73 | | | |

```
DO-D2/AO-A4,-(A7)
SWITCH,DO
DO
#0,DO
CAMACREI
#SAFE,DO
CAMIABEL,AO
(AO,DO.W),AO
(AO)
(A7)+,DO-D2/AO-A4
```

TEST N

```
PONTER TO TABEL OF FUNCTIONS
AO=PONTER TO THE A,F RECEIVED
GO!
```

```
CAMACREI
MOVEM.L
RTE
```

```
*****
* *
* * POINTERS TO CAMAC FUNCTIONS
* *
*****
```

| | ADDR | SEC | OPC | EXT | EXI | |
|-----|--------|-----|------|-------|------|------|
| 71. | 000028 | G | 0000 | 0028+ | | EQU |
| 72. | 000038 | G | 045E | 0400 | 06C2 | DC.W |
| 73. | 000048 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 74. | 000058 | G | 046A | 0416 | 06C2 | DC.W |
| 75. | 000068 | G | 0476 | 048A | 049C | DC.W |
| 76. | 000078 | G | 04BC | 0400 | 06C2 | DC.W |
| 77. | 000088 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 78. | 000098 | G | 06C2 | 04F0 | 06C2 | DC.W |
| 79. | 0000A8 | G | 06C2 | 0400 | 06C2 | DC.W |
| 80. | 0000B8 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 81. | 0000C8 | G | 04FE | 0416 | 06C2 | DC.W |
| 82. | 0000D8 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 83. | 0000E8 | G | 0536 | 0400 | 06C2 | DC.W |
| 84. | 0000F8 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 85. | 000108 | G | 0546 | 0416 | 06C2 | DC.W |
| 86. | 000118 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 87. | 000128 | G | 06C2 | 0400 | 06C2 | DC.W |
| 88. | 000138 | G | 06C2 | 06C2 | 06C2 | DC.W |
| 89. | 000148 | G | 06C2 | 0416 | 06C2 | DC.W |

```
*
FOAO,F1R2,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
F16AO,F17R2,PRINT,F19R2,PRINT,PRINT,PRINT,F23R2
F24AO,F25AO,F26AO,PRINT,PRINT,PRINT,PRINT,PRINT
FOA1,F1R2,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
F16A1,F17R2,PRINT,F19R2,PRINT,PRINT,PRINT,F23R2
PRINT,F25A1,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,F1R2,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
F16A2,F17R2,PRINT,F19R2,PRINT,PRINT,PRINT,F23R2
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
FOA3,F1R2,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
F16A3,F17R2,PRINT,F19R2,PRINT,PRINT,PRINT,F23R2
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,F1R2,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT,PRINT
PRINT,F17R2,PRINT,F19R2,PRINT,PRINT,PRINT,F23R2
```


wylbur-No

S O U R C E - S T A T E M E N T

EXT

EXI

OPC

ADDR SEC

147.
148.
149.
150.
151.
152.
153.
154.
155.
156.
157.
158.
159.
160.
161.
162.
163.
164.
165.
166.
167.
168.
169.
170.
171.
172.
173.
174.
175.
176.
177.
178.
179.
180.
181.
182.
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193.
194.

```

*****
* Moves status information between the SIAC and CAMAC
* F1 read group 2 register
* F17 write to a group 2 register
* F19 selective clr group 2 register
* f23 selective set group 2 register
* The subaddress is used as defined in the the CAMAC spec.

F1R2      EQU      *-CAMI LABEL
          ANDI.W    #S03CO,DO
          LSR.W     #4,DO
          MOVE.L    #REG2IABS,AO
          MOVE.L    (AO,DO.W),CAMAL
          RTS

          0400      0000
          03C0      E848
          0000      0000*
          0000      207C
          0080      23F0
          0000      0080
          0000      4E75

F17R2     EQU      *-CAMI LABEL
          ANDI.W    #S03CO,DO
          LSR.W     #4,DO
          MOVE.L    #REG2IABS,AO
          MOVE.L    CAMAL,(AO,DO.W)
          RTS

          0416      0000
          03C0      0240
          0000      E848
          0000      207C
          0080      21B9
          0000      0000
          0000      4E75

F19R2     EQU      *-CAMI LABEL
          ANDI.W    #S03CO,DO
          LSR.W     #4,DO
          MOVE.L    #REG2IABS,AO
          MOVE.L    CAMAL,DI
          OR.L      DI,(AO,DO.W)
          RTS

          042C      0000
          03C0      0240
          0000      E848
          0000      207C
          0080      2239
          0000      83B0
          0000      4E75

F23R2     EQU      *-CAMI LABEL
          ANDI.W    #S03CO,DO
          LSR.W     #4,DO
          MOVE.L    #REG2IABS,AO
          MOVE.L    CAMAL,DI
          NOT.L     DI
          AND.L     DI,(AO,DO.W)
          RTS

          0444      0000
          03C0      0240
          0000      E848
          0000      207C
          0080      2239
          0000      4681
          0000      C3B0
          0000      4E75

          000428 G
          00042C G
          00042E G
          000434 G
          000438 G
          00043C G

          00043E G
          000442 G
          000444 G
          00044A G
          000450 G
          000452 G

          000454 G
          000458 G
          00045A G
          000460 G
          000466 G
          00046A G

          00046C G
          000470 G
          000472 G
          000478 G
          00047E G
          000480 G
          000484 G

          MASK OUT THE SUB-ADR
          USE IT AS LONGWORD POINTER
          GROUP 2 REGISTER START

          MASK OUT THE SUB-ADR
          USE IT AS LONGWORD POINTER
          GROUP 2 REGISTER START

          MASK OUT THE SUB-ADR
          USE IT AS LONGWORD POINTER
          GROUP 2 REGISTER START

          MASK OUT THE SUB-ADR
          USE IT AS LONGWORD POINTER
          GROUP 2 REGISTER START

          CAMAC FUNCTION USED IN MAN-MACHINE COMMUNICATION

          * READ POINTER TO MMC-STATUS BLOCK
          F0A0      EQU      *-CAMI LABEL
          0000      045E

```

Version 3.5 from: 16th of November 1983 16:10:59

| Label | Addr | Sec | OpC | EXT | EXT | SOURCE | STATEMENT |
|-------|--------|-----|------|------|-------|----------------------|---|
| 195. | 000486 | G | 23F9 | 0000 | 0000* | MOVE.L | MMCPOI,CAMAL |
| 196. | 00048C | G | | 0080 | 0000 | | |
| 197. | 000490 | G | 4E75 | | | RTS | |
| 198. | | | | | | | |
| 199. | | | | | | | |
| 200. | 000492 | G | 0000 | 046A | 0000 | | * WRITE POINTER TO MMC-STATUS BLOCK |
| 201. | 000498 | G | 23F9 | 0080 | 0000 | | F16A0 EQU *-CAMIABEL |
| 202. | 00049C | G | 4E75 | 0000 | 0000* | | MOVE.L CAMAL,MMCPOI |
| 203. | | | | | | RTS | |
| 204. | | | | | | | |
| 205. | 00049E | G | 0000 | 0476 | 0000 | | * DISABLE THE MAN-MACHINE COMMUNICATION |
| 206. | 0004A4 | G | 4279 | 0080 | 0002 | | F24A0 EQU *-CAMIABEL |
| 207. | 0004AA | G | 4239 | 0000 | 0000* | | CLR.W CAMAD |
| 208. | 0004B0 | G | 4E75 | 0000 | 0000* | | CLR.W TIMER |
| 209. | | | | | | RTS | GIVE Q-RESPONS |
| 210. | | | | | | | DISABLE TIMER INTERRUPT |
| 211. | | | | | | | DISABLE ENCODER INTERRUPT |
| 212. | 0004B2 | G | 0000 | 048A | 0000 | | |
| 213. | 0004B8 | G | 13F9 | 0080 | 0002 | | * SET THE NEW ENCODER INTERRUPT MASK FROM ENCODMASK |
| 214. | 0004BE | G | 4E75 | 0000 | 0000* | | F25A0 EQU *-CAMIABEL |
| 215. | 0004C2 | G | | 0000 | 0000* | | CLR.W CAMAD |
| 216. | | | | | | RTS | GIVE QRESPONS |
| 217. | | | | | | | ENCODMASK+1,ENCODEN |
| 218. | 0004C4 | G | 0000 | 049C | 0000 | | |
| 219. | 0004CA | G | 13F9 | 0080 | 0002 | | * ENABLE THE MAN-MACHINE COMMUNICATION |
| 220. | 0004D0 | G | 33FC | 0000 | 0000* | | F26A0 EQU *-CAMIABEL |
| 221. | 0004D8 | G | 4A79 | 0000 | 0000* | | CLR.W CAMAD |
| 222. | 0004DC | G | 4E75 | 0000 | 0000* | | MOVE.B ENCODMASK+1,ENCODEN |
| 223. | 0004E2 | G | | 0000 | 0000* | | MOVE.W #10,TINIT |
| 224. | | | | | | TST.W TIMER | INITIALISE TOUCHSCREEN (20MS) |
| 225. | | | | | | RTS | ENABLE TIMER INTERRUPT |
| 226. | | | | | | | |
| 227. | 0004E4 | G | 0000 | 04BC | 0000 | | |
| 228. | 0004EA | G | 0240 | 0000 | 0000* | | * READ THE VALUE THE MMC-POINTER POINTS AT |
| 229. | 0004EE | G | 207C | 0000 | 0000* | | * CAN ONLY READ WITHIN 256 BYTES FROM MMC-STATUS |
| 230. | 0004F4 | G | 33F0 | 0000 | 0000 | | FOAI EQU *-CAMIABEL |
| 231. | 0004F8 | G | 4E75 | 0080 | 0002 | | MOVE.L MMCPOI,DO |
| 232. | 0004FC | G | | | | RTS | ANDI.W #SOOFF,DO |
| 233. | | | | | | | MOVE.L #MMCSTATUS,AO |
| 234. | | | | | | | (AO,DO.W),CAMAD |
| 235. | | | | | | | OUTPUT = WORD |
| 236. | 0004FE | G | 0000 | 04D6 | 0000* | | |
| 237. | 000504 | G | 0240 | 0000 | 0000* | | * WRITE TO THE REGISTER MMC-POINTER POINTS AT |
| 238. | 000508 | G | 207C | 0000 | 0000* | | * CAN ONLY DO HARM WITHIN 256 BYTES FROM MMC-STATUS |
| | | | | | | F16A1 EQU *-CAMIABEL | |
| | | | | | | MOVE.L MMCPOI,DO | |
| | | | | | | ANDI.W #SOOFF,DO | |
| | | | | | | MOVE.L #MMCSTATUS,AO | |

Wylbur-No

SOURCE - S T A T E M E N T

| Wylbur-No | ADDR | SEC | OPC | EXT | EXT | EXI | SOURCE - S T A T E M E N T |
|-----------|----------|------|------|-------|------|-----|--|
| 239. | 00050E G | 31B9 | 0080 | 0000 | 0002 | | MOVE.W CAMAD, (AO, DO.W) INPUT = WORD |
| 240. | 000514 G | 4E75 | 0000 | | | | RTS |
| 241. | | | | | | | |
| 242. | | | | | | | |
| 243. | 000518 G | 0000 | 04F0 | | | | * MAKE A CLICK (SOUND) |
| 244. | 00051E G | 4239 | 0000 | 0000* | | | F25A1 EQU *-CAMIABEL |
| 245. | 000524 G | 4279 | 0080 | 0002 | | | CLR.B CLICKADR |
| 246. | | 4E75 | | | | | CLR.W CAMAD |
| 247. | | | | | | | RTS |
| 248. | | | | | | | |
| 249. | | | | | | | |
| 250. | | | | | | | |
| 251. | | | | | | | |
| 252. | | | | | | | |
| 253. | | | | | | | |
| 254. | | | | | | | |
| 255. | | | | | | | |
| 256. | | | | | | | |
| 257. | 000526 G | 2039 | 0080 | 0000 | | | * WRITE ADDRESS TO G64 |
| 258. | 00052C G | 0800 | 0010 | | | | * BIT 0-15 : ADDRESS |
| 259. | 000530 G | 6716 | | | | | * BIT 16 : 0-MEMORY / 1-PERIPHERAL |
| 260. | 000532 G | 0280 | 0000 | 02FF | | | F16A2 EQU *-CAMIABEL |
| 261. | 000538 G | E388 | 0000 | 0000* | | | MOVE.L CAMAL, DO |
| 262. | 00053A G | 0680 | 0000 | 0000* | | | B1ST #16, DO |
| 263. | 000540 G | 23C0 | 0000 | 0000* | | | BEQ G64MEM |
| 264. | 000546 G | 4E75 | | | | | ANDI.L #\$000002FF, DO |
| 265. | 000548 G | 0280 | 0000 | FFFF | | | LSL.L #1, DO |
| 266. | 00054E G | E388 | 0000 | 0000* | | | ADDI.L #G64VPABASE, DO |
| 267. | 000550 G | 0680 | 0000 | 0000* | | | MOVE.L DO, G64P01 |
| 268. | 000556 G | 23C0 | 0000 | 0000* | | | RTS |
| 269. | 00055C G | 4E75 | | | | | ANDI.L #\$0000FFFF, DO |
| 270. | | | | | | | LSL.L #1, DO |
| 271. | | | | | | | ADDI.L #G64VMABASE, DO |
| 272. | | | | | | | MOVE.L DO, G64P01 |
| 273. | 00055E G | 2079 | 0000 | 0000* | | | RTS |
| 274. | 000564 G | 1010 | 0000 | 0000* | | | * READ FROM A G64 CARD, THE ADDRESS IS IN G64P01 |
| 275. | 000566 G | 33C0 | 0080 | 0002 | | | FOA3 EQU *-CAMIABEL |
| 276. | 00056C G | 4E75 | | | | | MOVE.L G64P01, AO |
| 277. | | | | | | | MOVE.B (AO), DO |
| 278. | | | | | | | MOVE.W DO, CAMAD |
| 279. | | | | | | | RTS |
| 280. | 00056E G | 3039 | 0080 | 0002 | | | * WRITE A BYTE TO A G64 CARD, THE ADDRESS IS IN G64P01 |
| 281. | 000574 G | 2079 | 0000 | 0000* | | | F16A3 EQU *-CAMIABEL |
| 282. | 00057A G | 1080 | 0000 | 0000* | | | MOVE.W CAMAD, DO |
| 283. | | | | | | | MOVE.L G64P01, AO |
| 284. | 00057C G | 4E75 | | | | | MOVE.B DO, (AO) |
| 285. | | | | | | | RTS |
| 286. | | | | | | | |
| 287. | | | | | | | |

*

Version 3.5 from: 16th of November 1983 16:10:59

wylbur-No SOURCE - S T A T E M E N T

```

288. * CAMAC FUNCTION USED FOR GENERAL PURPOSE COMMUNICATION *
289. * CREATED BY OLE *
290. *
291. *****
292. *READ WORD FROM MEMORY LOCATION GIVEN IN MEMORY ADDRESS POINTER *****
293. *AND INCREMENT POINTER WITH 2 *****
294. FOA10 EQU *-CAMIABEL
295. MOVE.L MEMPOI,AO
296. MOVE.W (AO),CAMAD
297. ADDQ.L #2,MEMPOI
298. RTS
299. *CAMAC OUTPUT.W = (CAMAC INPUL.L)
300. F16A8 EQU *-CAMIABEL
301. MOVE.L CAMAL,AO
302. MOVE.W (AO),CAMAD
303. RTS
304. *WRITE MEMORY ADDRESS POINTER
305. F16A9 EQU *-CAMIABEL
306. MOVE.L CAMAL,MEMPOI
307.
308. *WRITE WORD TO MEMORY LOCATION GIVEN IN MEMORY ADDRESS POINTER
309. *AND INCREMENT POINTER WITH 2
310. F16A10 EQU *-CAMIABEL
311. MOVE.L MEMPOI,AO
312. MOVE.W CAMAD,(AO)
313. ADDQ.L #2,MEMPOI
314. RTS
315. *SET STAC INTO TRANSP MODE. CONNECT CAMAC AND HOST BUFFERS.
316. *BREAK OUT IF ESCAPE RECEIVED FROM CAMAC.
317. F12A8 EQU *-CAMIABEL
318. TST.W CAMAD GIVE Q TO ICC
319. ANDI.W #$F8FF,SR DOWN TO LEVEL 0
320. CALL SLTRANSP,F16A11IER
321. RTS
322. F16A11IER RTS
323. *ICC TRAP2 HANDLER: RECIEVE DATA FROM CAMAC
324. F16A12 EQU *-CAMIABEL
325. LEA CINBUF,AI
326. LEA CAMAD,A2
327. MOVE.W (A2),DO
328. MOVE.B 4(A1),D1
329. BIST #0,D1
330. BNE F16A12RE
331. JSR CIN
332. F16A12RE MOVE.W DI,(A2)
333.
334. *ICC TRAP1 HANDLER: SEND DATA TO CAMAC
335. F16A13 EQU *-CAMIABEL
336. LEA COU1BUF,A2

```

DATA IN
GET STATUS
JMP IF CINBUF IS FULL
PUT DO TO CINBUF
CINSTATUS OUT ON CAMAC

NO ERROR RETUR YET

wylbur-No SOURCE - S T A T E M E N T

| | | | | | | | | |
|------|--------|---|------|------|-------|----------|--|-----------------------------|
| 337. | 000600 | G | 43F9 | 0080 | 0000 | LEA | CAMAL,AI | |
| 338. | 000606 | G | 3029 | 0002 | | MOVE.W | 2(A1),DO | GIVE Q TO ICC |
| 339. | 00060A | G | 4280 | | | CLR.L | DO | |
| 340. | 00060C | G | 122A | 0004 | | MOVE.B | 4(A2),DI | FEICH STATUS |
| 341. | 000610 | G | 0801 | 0001 | | BIST | #1,DI | |
| 342. | 000614 | G | 660A | | | BNE | F16A13ER | JMP IF EMPTY |
| 343. | 000616 | G | 4EB9 | 0000 | 0000* | JSR | COUI | |
| 344. | 00061C | G | 2280 | | | MOVE.L | DO,(A1) | GIVE SOME STATUS AND DATA |
| 345. | 00061E | G | 4E75 | | | RIS | | |
| 346. | 000620 | G | 08C0 | 0010 | | BSET | #16,DO | EMPTY OR NOT VALID STATUS |
| 347. | 000624 | G | 60F6 | | | BRA | F16A13RE | |
| 348. | | | | | | | *ICC TRAPOO HANDLER: SEND INFORMATION TO CAMAC | |
| 349. | 000626 | G | 0000 | 05FE | | EQU | F16A14 | |
| 350. | 00062C | G | 49F9 | 0080 | 0000 | LEA | *-CAMTABEL | |
| 351. | 000630 | G | 302C | 0002 | | MOVE.W | CAMAL,A4 | |
| 352. | 000630 | G | 3400 | | | MOVE.W | 2(A4),DO | GET D1,DO FROM CAMAC |
| 353. | 000632 | G | 0240 | 00FF | | ANDI.W | DO,D2 | SAVE G01 DATA |
| 354. | 000636 | G | E04A | | | LSR.W | #8,D2 | |
| 355. | 000638 | G | 3202 | | | MOVE.W | #8,D2 | FETCH D1 |
| 356. | 00063A | G | | | | CALLTRAP | D2,D1 | NOW RDY. FOR TRAPOO |
| 357. | 000640 | G | 0880 | 0010 | | BCLR | O,F16A14ER | DO TRAPO ORDERED FROM ICC |
| 358. | 000644 | G | 2880 | | | MOVE.L | #16,DO | DO WAS OK |
| 359. | 000646 | G | 4E75 | | | RIS | DO,(A4) | WRITE RESULT TO CAMAC |
| 360. | 000648 | G | 08C0 | 0010 | | BSET | #16,DO | |
| 361. | 00064C | G | 60F6 | | | BRA | F16A14RE | DO WAS NOT OK |
| 362. | | | | | | | *SUBROUTINE TO F16A11 | |
| 363. | | | | | | | *SLTRANSP - GO INTO TRANSP MODE BY: | |
| 364. | | | | | | | * * CONNECTING CAMAC BUFFERS TO HOST BUFFERS. | |
| 365. | | | | | | | *ESCAPE FROM CAMAC BREAKS OUT. | |
| 366. | | | | | | | *THE TRANSP IS DONE FROM LEVEL 0 | |
| 367. | 00064E | G | | | | STRING | TRANSTR | |
| 368. | 00064E | G | | | | ENTER | | |
| 369. | 00064E | G | | | | LEA | TRANSTR(A6),A0 | |
| 370. | 000662 | G | 41EE | FF7E | | JSR | NSSET | |
| 371. | 000666 | G | 4EB9 | 0000 | 0000* | MOVE.W | #1,8(A0) | ONE BYTE |
| 372. | 00066C | G | 317C | 0001 | 0008 | MOVEQ | #3,DI | |
| 373. | 000672 | G | 7203 | | | MOVEQ | #7,DO | |
| 374. | 000674 | G | 7007 | | | CALLTRAP | O,SLTER | CLR HOST INPUT |
| 375. | 000676 | G | | | | MOVEQ | #3,DI | |
| 376. | 00067C | G | 7203 | | | MOVEQ | #0,DO | |
| 377. | 00067E | G | 7000 | | | CALLTRAP | O,SLTER | GET HOST INPUT STATUS |
| 378. | 000680 | G | | | | BIST | #1,DO | |
| 379. | 000686 | G | 0800 | 0001 | | BNE | CAMIN99 | BRA IF NO CHR ON HOST INPUT |
| 380. | 00068A | G | 6614 | | | CLR.L | 4(A0) | |
| 381. | 00068C | G | 42A8 | 0004 | | CALLTRAP | 1,SLTER | READ FROM HOST |
| 382. | 000690 | G | | | | MOVEQ | #8,DI | |
| 383. | 000696 | G | 7208 | | | CALLTRAP | 2,SLTER | WRITE TO CAMAC |
| 384. | 000698 | G | | | | BRA | SLTI | |
| 385. | 00069E | G | 60DC | | | MOVEQ | #7,DI | |
| 386. | 0006A0 | G | 7207 | | | | CAMIN99 | |

437.
438.
439.

00075C G

ENTRY

CAMACIRQ

END

Appendix 14 MMC PROGRAM

• SOURCE - STATEMENT

| WYLBUR-NO | ADDR | SEC | OPC | EXI | EXI | SOURCE - STATEMENT |
|-----------|------|-----|-----|-----|-----|--------------------|
| 97. | | | | | | ***** |
| 98. | | | | | | ***** |
| 99. | | | | | | ***** |
| 100. | | | | | | ***** |
| 101. | | | | | | ***** |
| 102. | | | | | | ***** |
| 103. | | | | | | ***** |
| 104. | | | | | | ***** |
| 105. | | | | | | ***** |
| 106. | | | | | | ***** |
| 106.01 | | | | | | ***** |
| 106.02 | | | | | | ***** |
| 106.03 | | | | | | ***** |
| 106.04 | | | | | | ***** |
| 106.05 | | | | | | ***** |
| 106.06 | | | | | | ***** |
| 106.07 | | | | | | ***** |
| 106.08 | | | | | | ***** |
| 106.09 | | | | | | ***** |
| 106.1 | | | | | | ***** |
| 106.11 | | | | | | ***** |
| 107. | | | | | | ***** |
| 108. | | | | | | ***** |
| 109. | | | | | | ***** |
| 110. | | | | | | ***** |
| 111. | | | | | | ***** |
| 112. | | | | | | ***** |
| 113. | | | | | | ***** |
| 114. | | | | | | ***** |
| 115. | | | | | | ***** |
| 116. | | | | | | ***** |
| 117. | | | | | | ***** |
| 118. | | | | | | ***** |
| 119. | | | | | | ***** |
| 120. | | | | | | ***** |
| 121. | | | | | | ***** |
| 122. | | | | | | ***** |
| 123. | | | | | | ***** |
| 124. | | | | | | ***** |
| 125. | | | | | | ***** |
| 126. | | | | | | ***** |
| 127. | | | | | | ***** |
| 128. | | | | | | ***** |
| 129. | | | | | | ***** |
| 130. | | | | | | ***** |
| 131. | | | | | | ***** |
| 132. | | | | | | ***** |
| 133. | | | | | | ***** |
| 134. | | | | | | ***** |

Wylbur-No ADDR SEC OPC EXT EX1 . SOURCE - S T A T E M E N T

```

135. *
136. * TOUCHINI - Initialises the TMEAN,TON,TOFF variables *
137. * * *
138. *
139. *****
140. *
141. *
142. *
143. *
144. *
145. *
146. *
147. *
148. *
149. *
150. *
151. *
152. *
153. *
154. *
155. *
156. *
157. *
158. *
159. *
160. *
161. *
162. *
163. *
164. *
165. *
166. *
167. *
168. *
169. *
170. *
171. *
172. *
173. *
174. *
175. *
176. *
177. *
178. *
179. *
180. *
181. *
182. *
183. *
184. *

```

00006A G 207C 0000 0000*
 000070 G 227C 0000 0000*
 000076 G 317C FFFF FFF6
 00007C G 317C FFFF FFF8
 000082 G 4268 FFFA
 000086 G 317C 000A FFFC
 00008C G 317C 0400 FFHE
 000092 G 700F
 000094 G 3219
 000096 G 0241
 00009A G 3081
 00009C G 3401
 00009E G E649
 0000A0 G 9441
 0000A2 G 3142
 0000A6 G E249
 0000A8 G D441
 0000AA G 3142
 0000AE G 4268
 0000B2 G 5488
 0000B4 G 51C8
 0000B8 G 4E73

TOUCHINI MOVE.L #TMEAN,A0
 MOVE.L #ADCAHR,A1
 MOVE.W #-1,-10(A0)
 MOVE.W #-1,-8(A0)
 CLR.W -6(A0)
 MOVE.W #OFFDELAY,-4(A0)
 MOVE.W #S400,-2(A0)
 MOVEQ #15,D0
 MOVE.W (A1)+,D1
 AND.W #S00FF,D1
 MOVE.W D1,(A0)
 MOVE.W D1,D2
 LSR.W #3,D1
 SUB.W D1,D2
 MOVE.W D2,32(A0)
 LSR.W #1,D1
 ADD.W D1,D2
 MOVE.W D2,64(A0)
 CLR.W 96(A0)
 ADDQ.L #2,A0
 DBRA D0,INIL00P
 RTS

INIL00P
 00FF
 0020
 0040
 0060
 FFDE

Pointer to TOUCH-var block
 Pointer to the 2 ADC's
 Clear TCUR (=-1)
 Clear TOLD (=-1)
 Clear I TIMES
 Set TOFLIM = OFFDELAY
 Set TCOUNT = 400
 FOR I=15 DOWNTO 0 DO
 read a button value from ADC
 MASK d8-d15 OUT
 save the values in TMEAN(I)
 D2=TMEAN(I)
 TON(I)=TMEAN(I)*87.5%

 TOFF(I)=TMEAN(I)*93.25%

 Clear TDIF

 ENDFOR

 * TOUCHCHECK
 *
 *
 *

TOUCHCHECK - Reads al the values from the ADC's and if there has
 been a change, the button number is put in memory location TOUCHOUT
 and LAM set in the LAM-status-reg.
 The crate controller can then get button number through CAMAC

REGISTERS USED
 D0 - counter
 D1 - INEW(I)
 D2 - TCUR
 D3 - TOFF(I) / TON(I)
 D4 - counter*2
 D5 - I TIMES
 D6 - TOFLIM
 D7 - TOLD

Version 3.5 from: 16th of November 1983 16:16:32

Wylbur-No SOURCE - STATEMENT

```

185.
186.
187.
188.
189.
190.
191.
192.
193.
194.
195.
196.
197.
198.
199.
200.
201.
202.
203.
204.
205.
206.
207.
208.
209.
210.
211.
212.
213.
214.
215.
216.
217.
218.
219.
220.
221.
222.
223.
224.
225.
226.
227.
228.
229.
230.
231.
232.
233.
234.

* * A0 - TMEAN pointer
* * A1 - ADCADR pointer

0000* TOUCHCHECK MOVE.L #TMEAN,A0
0000* MOVE.L #ADCADR,A1
0000 MOVE.W -10(A0),D2
FFF0 MOVE.W -8(A0),D7
FFF8 MOVE.W -6(A0),D5
FFFA MOVE.W -4(A0),D6
FFFC MOVEQ #15,D0
700F

* For every button do
TOUCHLOOP MOVE.W D0,D4
ADD.W D4,D4
MOVE.W (A1,D4.W),D1
ANDI.W #SOFF,D1

** For button untouched do
MOVE.W 64(A0,D4.W),D3
CMP.W D3,D1
BLE TNOTUNT
CMP.W D2,D0
BNE TNOTOLD
ADDQ.W #1,D6
D1,D3
SUB.W (A0,D4.W),D3
ADD.W D3,96(A0,D4.W)

** For button touched do
TNOTUNT MOVE.W 32(A0,D4.W),D3
CMP.W D3,D1
BGE TOUCHLEND
CMP1.W #-1,D2
BNE TNOTNUL
MOVE.W D0,D2
CLR.W D5
CLR.W D6
BRA TOUCHLEND
TNOTNUL CMP.W D2,D0
BNE TTWO
ADDQ.W #1,D5
EQU

TTWO
*
*
*
0118+

TOUCHLEND DBRA D0,TOUCHLOOP
* Send button to CAMAC
CMP1.W #OFFDELAY,D6
BLE TNUMOUT
MOVE.W #OFFDELAY,D6
MOVE.W #-1,D2
MOVE.W D2,D7

000118 G 51C8 FFBE
00011C G 0C46
000120 G 6F1C
000122 G 3C3C
000126 G 343C
00012A G 3E02

```

Pointer to TOUCH-var block
 Pointer to the 2 ADC's
 D2=ICUR
 D7=TOLD
 D5=TTIMES
 D6=TOFTIM
 FOR I=15 DOWNTO 0 DO
 D1=TNEW(I)
 D3=TOFF(I)
 IF TNEW(I) > TOFF(I)
 THEN
 IF I=ICUR
 THEN
 TOFTIM=TOFTIM+1
 ENDIF
 D3=TNEW(I)-TMEAN(I)
 TDIF(I)=TDIF(I)+D3
 ENDIF
 D3=TON(I)
 IF TNEW(I) < TON(I)
 THEN
 IF ICUR=-1 (untouched before)
 THEN
 ICUR=I
 TTIMES=1
 TOFTIM=0
 ELSEIF ICUR = I
 TTIMES=TTIMES+1
 ELSE
 two buttons touched
 ENDIF
 ENDIF
 ENDFOR
 IF TOFTIM > OFFDELAY
 THEN
 TOFTIM=OFFDELAY
 ICUR=-1 (no button touched)
 TOLD=ICUR

```

wylbur-No      ADDR SEC  OPC  EXT  EXT  SOURCE - S T A T E M E N T
235.           00012C G   4245           CLR.W          TIMES=0
236.           00012E G   33C2           MOVE.W         CAMAC OUTPUT = 0
237.           000134 G   08B9           BCLR           CLR LAM-STATUS
238.           000138 G           BRA           ELSE
239.           00013C G   602C           CMPI          IF TIMES > ONDELAY
240.           00013E G   0C45           BLE          THEN
241.           000142 G   6F26           CLR.W          TIMES=0
242.           000144 G   4245           CMPI.W        IF TOLD = -1 (untouched before)
243.           000146 G   0C47           BEQ          THEN
244.           00014A G   671E           MOVE.W        TOLD=TCUR
245.           00014C G   3E02           MOVEQ         NUMBER=15-TOLD
246.           00014E G   760F           SUB.W         IF BUTTON ENABLED
247.           000150 G   9642           MOVE.W        THEN
248.           000152 G   3039           BTST          CAMAC OUTPUT=NUMBER
249.           00015A G   670E           BEQ           SET LAM-STATUS
250.           00015C G   33C3           MOVE.W        ENDIF
251.           000162 G   08F9           BSET          ENDIF
252.           000166 G           BSET          ENDIF
253.           *           *           *           *
254.           *           *           *           *
255.           *           *           *           *
256.           00016A G   3142           MOVE.W        D2,-10(A0)
257.           00016E G   3147           MOVE.W        D7,-8(A0)
258.           000172 G   3145           MOVE.W        D5,-6(A0)
259.           000176 G   3146           MOVE.W        D6,-4(A0)
260.           00017A G   0468           SUBI.W        #1,-2(A0)
261.           000180 G   6A30           BPL          TOUCHEND
262.           *           *           *           *
263.           *           *           *           *
264.           *           *           *           *
265.           *           *           *           *
266.           *           *           *           *
267.           *           *           *           *
268.           *           *           *           *
269.           *           *           *           *
270.           *           *           *           *
271.           *           *           *           *
272.           000182 G   317C           ADJTOUCH      1024 interrupts until next
273.           000188 G   780A           MOVEQ         adjustment
274.           00018A G   700F           MOVEQ         FOR I=15 DOWNT0 0 D0
275.           00018C G   3228           MOVE.W        read IDIF(I)
276.           000190 G   E861           ASR.W         D1=IDIF(I)/1024
277.           000192 G   D250           ADD.W         D1=IMEAN(I)+D1
278.           000194 G   3081           MOVE.W        IMEAN(I)=D1
279.           000196 G   3401           MOVE.W        D2=IMEAN(I)
280.           000198 G   E649           LSR.W         TON(I)=IMEAN(I)*87.5%
281.           00019A G   9441           SUB.W        D1,D2
282.           00019C G   3142           MOVE.W        D2,32(A0)

```

Version 3.5 from: 16th of November 1983 16:16:33

wylbur-No ADDR SEC OPC EXT EXT SOURCE - S T A T E M E N T

TOFF(I)=TMEAN(I)*93.25%

```

283. 0001A0 G E249 LSR.W #1,D1
284. 0001A2 G D441 D1,D2
285. 0001A4 G 3142 MOVE.W D2,64(A0)
286. 0001A8 G 4268 CLR.W 96(A0)
287. 0001AC G 5488 ADDQ.L #2,A0
288. 0001AE G 51C8 DBRA DO,ADJL00P
289. 0001B2 G 4E75 TOUCHEND RTS
290.
291.
292.
293.
294.
295.
296.
297.
298.
299.
300.
301.
302.
303.
304.
305.
306.
307.
308.
309.
310.
311.
312.
313.
314.
315.
316.
317.
318.
319.
320.
321.
322.
323.
324.
325.
326.
327.
328.
329.
330.
331.
332.

```

Clear TDIF

ENDFOR

```

*****
*
* MECHCHECK - subroutine
*
*****
*
* Reads all the mechanical buttons and if any is asserted the
* button number is put in memory location MECHOUTI, and a LAM
* is set in the LAM-status-reg. If LAM is enabled for the me-
* chanical buttons, the LAM bit is also set in the LAM-request-
* reg and a LAM is asserted on the CAMAC-bus.
* The routine also incorporates debouncing.
*
*****
*
* REGISTERS USED
*
* D0 - counter
* D1 - MINPUT
* D2 - MCUR
* D3 - not used
* D4 - not used
* D5 - MTIMES
* D6 - MOFTIM
* D7 - MOLD
*
* A0 - MECHVAR pointer
* A1 - not used

```

```

0001B4 G 207C MECHCHECK MOVE.L #MECHVAR,A0
0001BA G 1239 MECHADR1,D1
0001C0 G E149 #8,D1
0001C2 G 1239 MECHADR2,D1
0001C8 G 3410 (A0),D2
0001CA G 3E28 2(A0),D7
0001CE G 3A28 4(A0),D5
0001D2 G 3C28 6(A0),D6
0001D6 G 700F MOVEQ #15,D0
* For every button do
MECHLOOP BTST DO,D1
BNE MECHON
CMP.W D2,D0

```

Pointer to MECH-var block
The mechanical buttons 8-15

The mechanical buttons 0-7
D2=MCUR
D7=MOLD
D5=MTIMES
D6=MOFTIM

FOR I=15 DOWNTO 0 DO
IF MINPUT(I) = 0 (off)
THEN
IF I=MCUR

333. 334. 335. 336. 337. 338. 339. 340. 341. 342. 343. 344. 345. 346. 347. 348. 349. 350. 351. 352. 353. 354. 355. 356. 357. 358. 359. 360. 361. 362. 363. 364. 365. 366. 367. 368. 369. 370. 371. 372. 373. 374. 375. 376. 377. 378. 379. 380.

ADDR SEC

EXT

EXT

OPC

SOURCE -

STATEMENT

```

333. 0001DE G 6618      BNE      MECHLEND
334. 0001EO G 5246      ADDQ.W  #1,D6
335. 0001E2 G 6014      BRA      MECHLEND
336. 0001E4 G 0C42      ** For button on do
337. 0001E8 G 6608      MECHON  CMPI.W  # -1,D2
338. 0001EA G 3400      BNE      MNOINUL
339. 0001EC G 4245      MOVE.W  D0,D2
340. 0001EE G 4246      CLR.W   D5
341. 0001F0 G 6006      CLR.W   D6
342. 0001F2 G B042      BRA      MECHLEND
343. 0001F4 G 6602      CMP.W   D2,D0
344. 0001F6 G 5245      TWOMECH #1,D5
345. 0001F8+ 0000      EQU      *
346.
347.
348.
349.
350.
351.
352. 0001F8 G 51C8      MECHLEND DBRA  DO,MECHLOOP
353. 0001FC G 0C46      * Send button to CAMAC
354. 000200 G 6F1C      CMPI.W  #OFFDELAY,D6
355. 000202 G 3C3C      BLE      MNUMOUT
356. 000206 G 343C      MOVE.W  #OFFDELAY,D6
357. 00020C G 3E02      MOVE.W  #-1,D2
358. 00020E G 33C2      D2,D7
359. 000214 G 08B9      CLR.W   D5
360. 000218 G 602C      D2,MECHOUT
361. 00021C G 0C45      #1,LAMSTATUS
362. 000222 G 6F26      MNUMEND
363. 000224 G 4245      BRA      #ONDELAY,D5
364. 000226 G 0C47      CMPI.W  MNUMEND
365. 00022A G 671E      BLE      D5
366. 00022E G 3E02      CLR.W   #-1,D7
367. 000230 G 9642      CMPI.W  MNUMEND
368. 000232 G 3039      BEQ      D2,D7
369. 000238 G 0700      MOVE.W  #15,D3
370. 00023A G 670E      MOVEQ   D2,D3
371. 00023C G 33C3      SUB.W   MECHMASK,D0
372. 000242 G 08F9      BTST    D3,D0
373. 000246 G 0000      BEQ      MNUMEND
374.
375.
376.
377.
378.
379.
380.

```

THEN MOFFIM=MOFFIM+1
 ENDIF
 ELSE
 IF MCUR=-1 (not on)
 THEN
 MCUR=1
 MTIMES=0
 MOFFIM=0
 ELSEIF MCUR = 1
 MTIMES=MTIMES+1
 ELSE
 two buttons touched
 ENDIF
 ENDIF
 ENDIF
 IF MOFFIM > OFFDELAY
 THEN
 MOFFIM=OFFDELAY
 MCUR=-1 (no button touched)
 MOLD=MCUR
 MTIMES=0
 CAMAC OUTPUT = 0
 CLR LAM-STATUS
 ELSE
 IF MTIMES > ONDELAY
 THEN
 MTIMES=0
 IF MOLD = -1 (none on before)
 THEN
 MOLD=MCUR
 NUMBER=15-MOLD
 IF BUTTON ENABLED
 THEN
 CAMAC OUTPUT=NUMBER
 SET LAM-STATUS
 ENDIF
 ENDIF
 ENDIF

D2,CA0)
 D7,2(A0)
 D5,4(A0)
 MOVE.W
 MOVE.W
 MOVE.W
 MNUMEND
 00024A G 3082
 00024C G 3147
 000250 G 3145
 0002 0002
 0004 0004

mylbur-No SOURCE - S T A T E M E N T

| | | | | | | | | |
|------|----------|------|------|-------|----------|--------|------------------|-------------|
| 430. | 0002B0 G | 0839 | 0000 | 0000* | ENCOD0 | BTST | #0,ENCODADR | IF BIT(0)=0 |
| | 0002B4 G | | 0000 | | | BEQ | ENCOD0PL | THEN |
| 431. | 0002B3 G | 6708 | | | | SUBQ.L | #1,ENCODCOUNT | COUNT DOWN |
| 432. | 0002BA G | 53B9 | 0000 | 0000* | | RIE | | ELSE |
| 433. | 0002C0 G | 4E73 | | | | ADDQ.L | #1,ENCODCOUNT | COUNT UP |
| 434. | 0002C2 G | 52B9 | 0000 | 0000* | ENCOD0PL | RIE | | ENDIF |
| 435. | 0002C8 G | 4E73 | | | | | | |
| 436. | 0002CA G | 0839 | 0001 | 0000* | ENCOD1 | BTST | #1,ENCODADR | |
| 437. | 0002CE G | | 0000 | | | BEQ | ENCOD1PL | |
| 438. | 0002D2 G | 6708 | | | | SUBQ.L | #1,ENCODCOUNT+4 | |
| 439. | 0002D4 G | 53B9 | 0000 | 0002* | | RIE | | |
| 440. | 0002DA G | 4E73 | | | | ADDQ.L | #1,ENCODCOUNT+4 | |
| 441. | 0002DC G | 52B9 | 0000 | 0002* | ENCOD1PL | RIE | | |
| 442. | 0002E2 G | 4E73 | | | | | | |
| 443. | 0002E4 G | 0839 | 0002 | 0000* | ENCOD2 | BTST | #2,ENCODADR | |
| 444. | 0002E8 G | | 0000 | | | BEQ | ENCOD2PL | |
| 445. | 0002EC G | 6708 | | | | SUBQ.L | #1,ENCODCOUNT+8 | |
| 446. | 0002EE G | 53B9 | 0000 | 0004* | | RIE | | |
| 447. | 0002F4 G | 4E73 | | | | ADDQ.L | #1,ENCODCOUNT+8 | |
| 448. | 0002F6 G | 52B9 | 0000 | 0004* | ENCOD2PL | RIE | | |
| 449. | 0002FC G | 4E73 | | | | | | |
| 450. | 0002FE G | 0839 | 0003 | 0000* | ENCOD3 | BTST | #3,ENCODADR | |
| 451. | 000302 G | | 0000 | | | BEQ | ENCOD3PL | |
| 452. | 000306 G | 6708 | | | | SUBQ.L | #1,ENCODCOUNT+12 | |
| 453. | 000308 G | 53B9 | 0000 | 0006* | | RIE | | |
| 454. | 00030E G | 4E73 | | | | ADDQ.L | #1,ENCODCOUNT+12 | |
| 455. | 000310 G | 52B9 | 0000 | 0006* | ENCOD3PL | RIE | | |
| 456. | 000316 G | 4E73 | | | | | | |
| 457. | 000318 G | 0839 | 0004 | 0000* | ENCOD4 | BTST | #4,ENCODADR | |
| 458. | 00031C G | | 0000 | | | BEQ | ENCOD4PL | |
| 459. | 000320 G | 6708 | | | | SUBQ.L | #1,ENCODCOUNT+16 | |
| 460. | 000322 G | 53B9 | 0000 | 0008* | | RIE | | |
| 461. | 000328 G | 4E73 | | | | ADDQ.L | #1,ENCODCOUNT+16 | |
| 462. | 00032A G | 52B9 | 0000 | 0008* | ENCOD4PL | RIE | | |
| 463. | 000330 G | 4E73 | | | | | | |
| 464. | 000332 G | 0839 | 0005 | 0000* | ENCOD5 | BTST | #5,ENCODADR | |
| 465. | 000336 G | | 0000 | | | BEQ | ENCOD5PL | |
| 466. | 00033A G | 6708 | | | | SUBQ.L | #1,ENCODCOUNT+20 | |
| 467. | 00033C G | 53B9 | 0000 | 000A* | | RIE | | |
| 468. | 000342 G | 4E73 | | | | ADDQ.L | #1,ENCODCOUNT+20 | |
| 469. | 000344 G | 52B9 | 0000 | 000A* | ENCOD5PL | RIE | | |
| 470. | 00034A G | 4E73 | | | | | | |
| 471. | 00034C G | 0839 | 0006 | 0000* | ENCOD6 | BTST | #6,ENCODADR | |
| 472. | 000350 G | | 0000 | | | | | |

| Label | Op | Addr | Sec | OpC | EXT | EXT | Source | Statement |
|-------|----|--------|-----|------|------|--------|--------|------------------|
| 473. | | 000354 | G | 6708 | | | BEQ | ENCOD6PL |
| 474. | | 000356 | G | 53B9 | 0000 | 000C* | SUBQ.L | #1,ENCODCOUNT+24 |
| 475. | | 00035C | G | 4E73 | | | RTE | |
| 476. | | 00035E | G | 52B9 | 0000 | 000C* | ADDQ.L | #1,ENCODCOUNT+24 |
| 477. | | 000364 | G | 4E73 | | | RTE | |
| 478. | | 000366 | G | 0839 | 0001 | ENCOD7 | BIST | #7,ENCODADR |
| 479. | | 00036A | G | 0000 | 0000 | 0000* | | |
| 480. | | 00036E | G | 6708 | | | BEQ | ENCOD7PL |
| 481. | | 000370 | G | 53B9 | 0000 | 000E* | SUBQ.L | #1,ENCODCOUNT+28 |
| 482. | | 000376 | G | 4E73 | | | RTE | |
| 483. | | 000378 | G | 52B9 | 0000 | 000E* | ADDQ.L | #1,ENCODCOUNT+28 |
| 484. | | 00037E | G | 4E73 | | | RTE | |
| 485. | | | | | | | | |
| 486. | | 000380 | G | | | | END | |

Appendix 15 NODDEFS INSERT FILE

```

1. *****
2. * CAMDEFS - NODAL AND CAMAC, MACROS AND DEFINITIONS *
3.   NOLIST
4. * INSERT FILE:
5. * Some universal constant and macro definitions for
6. * use in NODAL subroutines and functions using CAMAC
7. * AUTHOR:      P.S. ANDERSEN
8. * WRITTEN:     SEPTEMBER 1980
9.
10.
11. * OFFSETS FOR STACKED ADDRESS REGISTERS
12. SA3      EQU -4
13. SA2      EQU -8
14. SA1      EQU -12
15. SA0      EQU -16
16. SD5      EQU -20
17. SD4      EQU -24
18. SD3      EQU -28
19. SD2      EQU -32
20. SD1      EQU -36
21. SD0      EQU -40
22.
23. * MAXIMUM LENGTH OF A CHARACTER STRING
24. MAXSTR EQU 80
25.
26. * SIZE OF A FLOATING POINT NUMBER IN BYTES
27. REALSIZE EQU 6
28.
29. * OKRTS - Macro for normal return from a quick subroutine
30. OKRTS    MACRO
31.          ADDQ.L #4,(A7)
32.          RTS
33.        ENDM
34.
35. * ERRTS - Macro for failure return from a quick subroutine
36. ERRTS    MACRO
37.          RTS
38.        ENDM
39.
40.
41. * CALL - MACRO TO CALL A SUBROUTINE
42. * First argument = Subroutine entry point
43. * Second argument = Entry point for failure return
44. CALL     MACRO
45.          JSR \1
46.          JMP \2(PC)
47.        ENDM
48.
49.
50. * CALLTRAP - MACRO TO CALL A STANDARD NODAL TRAP
51. * TRAP must do normal (skip) and failure (direct) returns
52. * First argument = TRAP number
53. * Second argument = entry point for failure return
54. CALLTRAP MACRO
55.          TRAP #\1
56.          JMP \2(PC)
57.        ENDM
58.
59.
60. * ENTER - Macro to enter a routine
61. ENTER    MACRO
62.          LINK A0,#ZYP
63.          CMPA.L (A5),A7
64.          BHI.S **8
65.          JMP.L NOUSTRF
66.          MOVEM.L D0-D5/A0-A3,SD0(A6)
67.        ENDM

```

```

68.
69.      * RET - Macro to return from a routine
70.      RET      MACRO
71.              MOVEM.L SDO(A6),D0-D5/A0-A3
72.              UNLK A6
73.              ADDQ.L #4,(A7)
74.              RTS
75.              ENDM
76.
77.      * ERRET - Macro to return with failure from a routine
78.      ERRET     MACRO
79.              MOVEM.L SDI(A6),D1-D5/A0-A3
80.              UNLK A6
81.              RTS
82.              ENDM
83.
84.      * PROGM - Macro to reset local variable index
85.      PROGM     MACRO
86.      ZYX      SET SDO
87.      ZXY      SET 8
88.              ENDM
89.
90.      * DATA - MACRO TO DECLARE LOCAL DATA FOR A STACKING SUBROUTINE
91.      * First argument = name of variable
92.      * Second argument = number of words to allocate
93.      DATA     MACRO
94.      ZYX      SET ZYX-\2*2
95.      \1        SET ZYX
96.              ENDM
97.
98.      * FPAR - Macro to declare a parameter of a NODAL function.
99.      * The parameter addresses are pushed on the stack in the order
100.     * of the call.
101.     * There are four bytes per parameter address.
102.     * The last parameter address is at the last one pushed on the stack,
103.     * at address 8(A6).
104.     FPAR      MACRO
105.     \1        SET ZXY
106.     ZXY      SET ZXY+4
107.             ENDM
108.
109.
110.     * STRING - MACRO TO DECLARE A STRING IN LOCAL AREA
111.     * First argument = name of string
112.     STRING     MACRO
113.     ZYX      SET ZYX-MAXSTR-10
114.     \1        SET ZYX
115.             ENDM
116.
117.     * REAL - MACRO TO DECLARE A FLOATING POINT VARIABLE IN LOCAL AREA
118.     * First argument = name of real variable
119.     REAL      MACRO
120.     ZYX      SET ZYX-REALSIZE
121.     \1        SET ZYX
122.             ENDM
123.
124.     * MOVEF - MACRO TO MOVE A FLOATING POINT NUMBER
125.     * Two arguments must be register indirect
126.     MOVEF     MACRO
127.             MOVE.W \1,\2
128.             MOVE.L 2\1,2\2
129.             ENDM

```

```

130.
131. * GLOBAL - Macro to define a NODAL global.
132. * The first parameter is the symbol of the global (relative A5).
133. * The second parameter is the number bytes required for the global.
134.
135. GLOBAL    MACRO
136. NI        SET NGZYX
137. NGZYX     SET NGZYX+\2
138.          ENDM
139.
140. NGZYX     SET 0
141.
142.          GLOBAL SLIMIT,4
143.          GLOBAL ESYMB,4
144.          GLOBAL VLOC,4
145.          GLOBAL ETEXT,4
146.          GLOBAL STEX1,4
147.          GLOBAL XLIN,2
148.          GLOBAL XAD,4
149.          GLOBAL LOC,2
150.          GLOBAL DFLAG,2
151.          GLOBAL PCERR,4
152.          GLOBAL STERR,4
153.          GLOBAL FPERR,4
154.          GLOBAL ERRPS,2
155.          GLOBAL ERRNO,2
156.          GLOBAL ERRLIN,2
157.          GLOBAL EDEF,4
158.          GLOBAL SDEF,4
159.          GLOBAL VALRET,REALSIZE
160.          GLOBAL SVAL,4
161.          GLOBAL TRACE,2
162.          GLOBAL CRFLG,2
163.          GLOBAL EDLIN,2
164.          GLOBAL EDFLAG,2
165.          GLOBAL DERNAM,6
166.          GLOBAL DERLIN,2
167.          GLOBAL OVRLIN,2
168.          GLOBAL STAG,42
169.          GLOBAL ARG,16*REALSIZE
170.          GLOBAL SYSLIST,4
171.          GLOBAL USERAD,4
172.          GLOBAL IDEV,2
173.          GLOBAL ODEV,2
174.          GLOBAL DDEV,2
175.          GLOBAL LDEV,2
176.          GLOBAL INIDREGW,16
177.          GLOBAL CAMST,2
178.
179. *****CAMAC DEFINITIONS*****
180.
181. * PROT/UNPROT - Protection macros to ensure undivisible CAMAC
182. * operations on the CAMAC interface of the ICC.
183.
184. PROT      MACRO
185.          TST      DISMASK
186.          CLR      LAMED
187.          ENDM
188. UNPROT    MACRO
189.          TST      ENMASK
190.          MOVE.W   #1,LAMED
191.          ENDM

```

```

191.01 *
191.02 *      macro's which is used in the communication with the SIAC
191.03 * The X-respons is checked and the macro waits until the Q-respons
191.04 * is recieved.
191.05 *
191.06 *      CAMACRD <EA>,DX Where EA means an effective CAMAC-adr.
191.07 * Reads from CAMAC to data-reg x, checks X- and Q-respons
191.08 *
191.09 CAMACRD MACRO
191.10     MOVE.L \1,\2 DUMMY MOVE - CLEAR OLD Q
191.11 \@ MOVE.L \1,\2
191.12     BIST #30,\2 TEST X-RESPONS
191.13     BEQ E34 IF NO X-RESPONS: HARDWARE ERROR
191.14     BIST #31,\2 TEST Q-RESPONS
191.15     BEQ \@ IF NO Q-RESPONS: TRY AGAIN
191.16     ENDM
191.17
191.18 *
191.19 *      CAMACWR RX,<EA> Where EA means an effective CAMAC-adr.
191.20 * Writes from reg x to CAMAC, checks X- and Q-repons.
191.21 *
191.22 CAMACWR MACRO
191.23 \@ MOVE.L \1,\2
191.24     MOVE.W SWITCH,D7 GET STATUS (X-,Q-RESPONS)
191.25     BIST #14,D7 TEST X-RESPONS
191.26     BEQ E34 IF NO X-RESPONS:
191.27     BIST #15,D7 TEST Q-RESPONS
191.28     BEQ \@ IF NO QRESPONS: TRY AGAIN
191.29     ENDM
191.30
191.31 *
191.32 *      CAMACOM <EA>,DX Where EA means an effective CAMAC-adr.
191.33 * Reads from CAMAC - gives a command to CAMAC, checks X- and Q-
191.34 * respons.
191.35 *
191.36 CAMACOM MACRO
191.37 \@ MOVE.L \1,\2
191.38     BIST #30,\2 TEST X-RESPONS
191.39     BEQ E34 IF NO X-RESPONS: HARDWARE ERROR
191.40     BIST #31,\2 TEST Q-RESPONS
191.41     BEQ \@ IF NO Q-RESPONS: TRY AGAIN
191.42     ENDM

```

| | | | |
|------|---------|------------------------|--------------------------------|
| 192. | | | |
| 193. | CAMAD | EQU \$800000+2 | CAMAC WORD BASE ADDRESS |
| 194. | CAMAL | EQU \$800000 | CAMAC LONG BASE ADDRESS |
| 195. | | | |
| 196. | CAMA0 | EQU 0<<7 | ADDRESS SHIFT LEFT 7 |
| 197. | CAMA1 | EQU 1<<7 | |
| 198. | CAMA2 | EQU 2<<7 | |
| 199. | CAMA3 | EQU 3<<7 | |
| 200. | CAMA4 | EQU 4<<7 | |
| 201. | CAMA5 | EQU 5<<7 | |
| 202. | CAMA6 | EQU 6<<7 | |
| 203. | CAMA7 | EQU 7<<7 | |
| 204. | CAMA8 | EQU 8<<7 | |
| 205. | CAMA9 | EQU 9<<7 | |
| 206. | CAMA10 | EQU 10<<7 | |
| 207. | CAMA11 | EQU 11<<7 | |
| 208. | CAMA12 | EQU 12<<7 | |
| 209. | CAMA13 | EQU 13<<7 | |
| 210. | CAMA14 | EQU 14<<7 | |
| 211. | CAMA15 | EQU 15<<7 | |
| 212. | | | |
| 213. | CAMF0 | EQU 0<<2 | FUNCTION SHIFT LEFT 2 |
| 214. | CAMF1 | EQU 1<<2 | |
| 215. | CAMF2 | EQU 2<<2 | |
| 216. | CAMF3 | EQU 3<<2 | |
| 217. | CAMF4 | EQU 4<<2 | |
| 218. | CAMF5 | EQU 5<<2 | |
| 219. | CAMF6 | EQU 6<<2 | |
| 220. | CAMF7 | EQU 7<<2 | |
| 221. | CAMF8 | EQU 8<<2 | |
| 222. | CAMF9 | EQU 9<<2 | |
| 223. | CAMF10 | EQU 10<<2 | |
| 224. | CAMF11 | EQU 11<<2 | |
| 225. | CAMF12 | EQU 12<<2 | |
| 226. | CAMF13 | EQU 13<<2 | |
| 227. | CAMF14 | EQU 14<<2 | |
| 228. | CAMF15 | EQU 15<<2 | |
| 229. | CAMF16 | EQU 16<<2 | |
| 230. | CAMF17 | EQU 17<<2 | |
| 231. | CAMF18 | EQU 18<<2 | |
| 232. | CAMF19 | EQU 19<<2 | |
| 233. | CAMF20 | EQU 20<<2 | |
| 234. | CAMF21 | EQU 21<<2 | |
| 235. | CAMF22 | EQU 22<<2 | |
| 236. | CAMF23 | EQU 23<<2 | |
| 237. | CAMF24 | EQU 24<<2 | |
| 238. | CAMF25 | EQU 25<<2 | |
| 239. | CAMF26 | EQU 26<<2 | |
| 240. | CAMF27 | EQU 27<<2 | |
| 241. | CAMF28 | EQU 28<<2 | |
| 242. | CAMF29 | EQU 29<<2 | |
| 243. | CAMF30 | EQU 30<<2 | |
| 244. | CAMF31 | EQU 31<<2 | |
| 245. | | | |
| 246. | CAMIN | EQU CAMAD+CAMA8+CAMF26 | N=0, A=8, F=26 (Z PULSE) |
| 247. | DISMASK | EQU CAMAD+CAMF24 | DISABLE LAM MASK-READ OR WRITE |
| 248. | ENMASK | EQU CAMAD+CAMF26 | ENABLE LAM MASK-READ OR WRITE |
| 249. | WHMASK | EQU CAMAD+CAMA1+CAMF16 | WRITE HIGH WORD TO MASK |
| 250. | LMASK | EQU CAMAD+CAMF16 | WRITE LOW WORD TO MASK |
| 251. | * | | '0' IN MASK IS EQU. TO MASKOUT |
| 252. | SWITCH | EQU \$C00040 | Q AND X IN UPPER TWO BITS |
| 253. | LISI | | |
| 254. | ***** | | |

Appendix 16 IMANFUNS PROGRAM

SOURCE - STATEMENT

mylbur-No ADDR SEC OPC EXT EXT

* MANFUNS - ICC *
* * * * *
* AUTHOR: PETER PETERSEN WRITTEN: 27.07.83 *
* * * * *
* MODIFIED BY : NAME: *
* * * * * DATE: *
* * * * * 00.00.83 *
* * * * *

IDENT MANFUNS
FUNCTION SECTION R
INSERT

* CAMDEFS - NODAL AND CAMAC, MACROS AND DEFINITIONS *
* * * * *
* NOLIST *
* LIST *

LIST FORM,CREF

* * * * *
* MANFUNS - MAN/MACHINE FUNCTIONS FOR 68000 NODAL. *
* * * * *
* Those NODAL functions uses the STAC as the input device for *
* all the MAN-MACHINE interface. The STAC collects all the input *
* data and transfers them in condensed form to the ICC (crate *
* controller) *
* The input devices are the following *
* The Touch-screen *
* Hard-Buttons *
* The Knob *
* The Tracker-Ball *
* * * * *
* To access one of the input devices, the crate controller *
* send a pointer to that inputdevice, with the function F16 A0 *
* The controller can then read the value from that devices with *
* the function F10-A1 or F2-A1, which will clear the value. It *
* is also possible to write data to the same registers, this is *
* done with the function F16-A1. *
* * * * *

The pointers for the different input devices is the following

| | Pointer (hex) | Description of register |
|--------|---------------|--------------------------|
| TOUCHP | EQU | Touchbutton output |
| IMASKP | EQU | Mask for touchbuttons |
| MECHP | EQU | Mechanical button output |
| 0000 | 0 | |
| 0000 | 2 | |
| 0000 | 4 | |

Version 3.5 from: 16th of November 1983 16:25:10

SOURCE - STATEMENT

| ADDR | SEC | OPC | EXT | EXT |
|------|-----|-----|-----|-----|
|------|-----|-----|-----|-----|

WYLIBUR-NO

| | | | | |
|-----|---|-----|----|------------------------------------|
| 47. | * | EQU | 6 | Mask for mechanical buttons |
| 48. | * | EQU | 8 | mask for the encoders |
| 49. | * | | | |
| 50. | * | EQU | 10 | Output for encoder 0 |
| 51. | * | EQU | 12 | Output for encoder 1 |
| 52. | * | EQU | 14 | Output for encoder 2 |
| 53. | * | EQU | 16 | Output for encoder 3 |
| 54. | * | EQU | 18 | Output for encoder 4 |
| 55. | * | EQU | 1A | Output for encoder 5 |
| 56. | * | EQU | 1C | Output for encoder 6 |
| 57. | * | EQU | 1E | Output for encoder 7 |
| 58. | * | | | |
| 59. | * | EQU | 20 | Low limit for encoder 0 |
| 60. | * | EQU | 22 | Low limit for encoder 1 |
| 61. | * | EQU | 24 | Low limit for encoder 2 |
| 62. | * | EQU | 26 | Low limit for encoder 3 |
| 63. | * | EQU | 28 | Low limit for encoder 4 |
| 64. | * | EQU | 2A | Low limit for encoder 5 |
| 65. | * | EQU | 2C | Low limit for encoder 6 |
| 66. | * | EQU | 2E | Low limit for encoder 7 |
| 67. | * | | | |
| 68. | * | EQU | 30 | High limit for encoder 0 |
| 69. | * | EQU | 32 | High limit for encoder 1 |
| 70. | * | EQU | 34 | High limit for encoder 2 |
| 71. | * | EQU | 36 | High limit for encoder 3 |
| 72. | * | EQU | 38 | High limit for encoder 4 |
| 73. | * | EQU | 3A | High limit for encoder 5 |
| 74. | * | EQU | 3C | High limit for encoder 6 |
| 75. | * | EQU | 3E | High limit for encoder 7 |
| 76. | * | | | |
| 77. | * | EQU | 40 | The software counter for encoder 0 |
| 78. | * | EQU | 42 | The software counter for encoder 1 |
| 79. | * | EQU | 44 | The software counter for encoder 2 |
| 80. | * | EQU | 46 | The software counter for encoder 3 |
| 81. | * | EQU | 48 | The software counter for encoder 4 |
| 82. | * | EQU | 50 | The software counter for encoder 5 |
| 83. | * | EQU | 52 | The software counter for encoder 6 |
| 84. | * | EQU | 54 | The software counter for encoder 7 |
| 85. | * | | | |
| 86. | * | | | |
| 87. | * | | | |
| 88. | * | | | |
| 89. | * | | | |
| 90. | * | | | |
| 91. | * | | | |
| 92. | * | | | |
| 93. | * | | | |
| 94. | * | | | |
| 95. | * | | | |
| 96. | * | | | |

Version 3.5 from: 16th of November 1983 16:25:11

SYMBOL-NO ADDR SEC OPC EXT EXT SOURCE - STATEMENT

```

147. * * REGISTER USED
148. * *
149. * D0 - Transfer of button nr. from BUTTON/BUTS to NLZ/6
150. * D1 - The last content of the LAM-REQ reg. from the MAN-IO module
151. * D2 - BUTBITS - A longword with MECHBITNR, TOUCHBITNR set
152. * D3 -
153. * D4 - The negation of D2
154. * D5 -
155. * D6 -
156. *
157. * * A0 -
158. * A1 - Pointer to the LAM information block.
159. * A2 - Used as the floating destination for NLZ/5
160. * A3 - Pointer to CAMAC for access to the MAN-IO slot
161. * A4 - Used by NODAL
162. * A5 - Used by NODAL
163. * A6 - Used by NODAL
164. * A7 - Stack pointer
165. *
166.
167.
168. BUTS,10,'BU','IT','ON',0,0
169. BUTION
170.
171. PROGRAM
172.
173. BUTTON
174.
175.
176.
177.
178.
179.
180.
181.
182.
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193.
194.

```

000000 R 00E6 000A 4255 BUTS1
 00000E R 0000 0012+ DC.W
 000012 R DC.L
 000012 R ENTER
 000026 R MOVE.W
 00002A R 5316 #XJMP,MANINTAD INSERT THE CODE FOR
 00002E R 0040 024C+ #MANIOIRQ,MANINTAD+2 "JMP MANIOIRQ"
 000034 R 0000 0318 #MMCCAMADR,A3
 000038 R 0080 8000 #MMCLAMREG,A1
 00003E R 0000 0040* #BUTBITS,D2
 000044 R 0000 0300 D2,D4
 00004A R 2802 D4
 00004C R 4684 D4 - TOUCHBIT, MECH BIT NEGATED
 * Enable for interrupt from slot MAN-MACHINE COMMUNICATION
 00004E R PROFI
 00005A R 2E39 0000 LAMREG,D7
 000060 R 08C7 000F #MMCSLOT-1,D7
 000064 R 33C7 0080 D7,WLMASK
 00006A R 4847 D7
 00006C R 33C7 0080 D7,WLMASK
 000072 R CAMACWR D2,F19A13(A3)
 00008A R CAMACWR D2,F23A14(A3)
 0000A2 R CAMACWR D2,F23A12(A3)
 0000BA R AND.L D4,(A1)
 0000BC R UNPROI
 * Enabled now
 WAITLAM CALL
 0000CA R CHECK,EHR
 WHILE NO BUTS PRESSED
 CHECK FOR ESCAPE TYPED

Wylbur-No SOURCE - STATEMENT

| | | | | | | |
|------|--------|---|------|---------|-------------------|-------------------------------|
| 195. | 0000D4 | R | 2211 | MOVE.L | (A1),D1 | READ LAM-REQ REG FOR MAN-IO |
| 196. | 0000D6 | R | 0801 | BTST | #MECHBITNR,D1 | IF MECHANICAL BUTTON PRESSED |
| 197. | 0000DA | R | 6700 | BEQ | NOMECH | THEN |
| 198. | 0000DE | R | | CALL | BCHCK,BA(W17) | CHECK BACK BUTTON |
| 199. | | | | | | ENDIF |
| 200. | 0000E3 | R | 0801 | BTST | #TOUCHBITNR,D1 | IF TOUCHBUTTON PRESSED |
| 201. | 0000EC | R | 67DC | BEQ | WAILAM | THEN CONTINUE |
| 202. | | | | | | ENDWHILE |
| 203. | 0000EE | R | | PROT | | |
| 204. | 0000FA | R | | CAMACWR | #TOUCHP,F16A0(A3) | READ BUTTON-TOUCHED |
| 205. | 000116 | R | | CAMACRD | FOA1(A3),D0 | |
| 206. | 00012C | R | 5240 | ADDQ | #1,D0 | IF BUTTON=0 |
| 207. | 00012E | R | 6700 | BEQ | RETRY | THEN TRY AGAIN |
| 208. | | | | | | ELSE |
| 209. | 000132 | R | 33C7 | MOVE.W | D7,WLMASK | RESTORE THE OLD LAMMASK |
| 210. | 000138 | R | 4847 | SWAP | D7 | |
| 211. | 00013A | R | 33C7 | MOVE.W | D7,WLMASK | |
| 212. | 000140 | R | 0080 | CAMACOM | F25A1(A3),D7 | CLICK |
| 213. | 000152 | R | | CALL | NLZ16,ERR | |
| 214. | 00015C | R | | CAMACWR | D2,F23A13(A3) | DISABLE INTERRUPT FROM BUTT |
| 215. | 000174 | R | | CAMACWR | D2,F23A14(A3) | CLEAR LAM-REQUEST REG - STAC |
| 216. | 00018C | R | | CAMACWR | D2,F23A12(A3) | CLEAR LAM-STATUS REG - STAC |
| 217. | 0001A4 | R | C991 | AND.L | D4,(A1) | CLEAR THE LAM-REQ BIT |
| 218. | 0001A6 | R | | UNPROT | | |
| 219. | 0001B4 | R | | RET | | |
| 220. | | | | | | |
| 221. | 0001C0 | R | 7022 | MOVEQ | #34,D0 | ERROR RETURN - HARDWARE ERROR |
| 222. | 0001C2 | R | | ERR | | |
| 223. | | | | BUTSZ | (*-BUTST)/2 | |
| 224. | | | | | | |
| 225. | | | | | | |
| 226. | | | | | | |
| 227. | | | | | | |
| 228. | | | | | | |
| 229. | | | | | | |
| 230. | | | | | | |
| 231. | | | | | | |
| 232. | | | | | | |
| 233. | | | | | | |
| 234. | | | | | | |
| 235. | | | | | | |
| 236. | | | | | | |
| 237. | | | | | | |
| 238. | | | | | | |
| 239. | | | | | | |
| 240. | | | | | | |
| 241. | | | | | | |
| 242. | | | | | | |
| 243. | | | | | | |

* BUTS - Read button.
 * SET Z=BUTS
 * Reads the buttons immediately.
 * The function BUTS returns a zero if no button has
 * been pressed. Otherwise the button number is returned.

BUTSZ,10,'BU','TS',0,0,0
 BUTS
 DC.W
 DC.L
 BUTS
 PROG

Wylbur-No SOURCE - S T A T E M E N T

| | | | | | | | |
|------|----------|------|------|----------|--|-------------------------|--------------------------------------|
| 395. | 0003A0 R | 103C | 000E | | MOVE.B | #14,DO | |
| 396. | | | | | * output inversion control to legend display | | |
| 397. | 0003A4 R | 23C6 | 0000 | 0000* L1 | MOVE.L | D6,TBUTMASK | |
| 398. | 0003AA R | | | | PROT | | |
| 399. | 0003B6 R | | | | CAMACWR | #1MASKP,F16A0+MMCCAMADR | SEND MASK TO SIAC |
| 400. | 0003D4 R | | | | CAMACWR | D6,F16A1+MMCCAMADR | |
| 401. | 0003EE R | | | | UNPROT | | |
| 402. | 0003FC R | | | | CALL | OUTBYE,ERR | |
| 403. | | | | | * draw loop: round once per line | | three lines |
| 404. | 000406 R | 3D7C | 0003 | FF76 | MOVE.W | #3,LCNI(A6) | |
| 405. | 00040C R | 41EE | FF7E | | LEA | SIRI(A6),A0 | |
| 406. | 000410 R | 42A8 | 0004 | | CLR.L | 4(A0) | |
| 407. | 000414 R | 317C | 000E | 0008 | MOVE.W | #14,8(A0) | RP and WP in one swoop |
| 408. | 00041A R | 7009 | | | MOVEQ | #9,DO | limit to 10 chars + position control |
| 409. | 00041C R | | | | CALL | WCI,ERR | |
| 410. | 000426 R | 302E | FF7C | | MOVE.W | PX(A6),DO | |
| 411. | 00042A R | | | | CALL | WCI,ERR | |
| 412. | 000434 R | 700B | | | MOVEQ | #11,DO | |
| 413. | 000436 R | | | | CALL | WCI,ERR | |
| 414. | 000440 R | 302E | FF78 | | MOVE.W | PY(A6),DO | |
| 415. | 000444 R | | | | CALL | WCI,ERR | |
| 416. | 00044E R | 526E | FF78 | | ADDQ.W | #1,PY(A6) | set to next line |
| 417. | | | | | * scan line | | |
| 418. | 000452 R | 2049 | | | MOVE.L | A1,A0 | |
| 419. | 000454 R | 3828 | 0004 | | MOVE.W | 4(A0),D4 | |
| 420. | 000458 R | 363C | 000A | | MOVE.W | #10,D3 | |
| 421. | 00045C R | 6000 | 001C | | BRA | L11 | ten chars per line |
| 422. | 000460 R | | | L10 | CALL | GCI,L15 | |
| 423. | 00046A R | 0C00 | 005C | | CMP.B | #'\,DO | |
| 424. | 00046E R | 6700 | 000E | | BEQ | L15 | |
| 425. | 000472 R | 0C00 | 0020 | | CMP.B | #'\,DO | |
| 426. | 000476 R | 6D00 | 0086 | | BLI.L | L40 | |
| 427. | 00047A R | 51CB | FFE4 | | DBRA | D3,L10 | |
| 428. | | | | | * center the line | | |
| 429. | 00047E R | 5243 | | L15 | ADDQ.W | #1,D3 | |
| 430. | 000480 R | E243 | | | ASR.W | #1,D3 | |
| 431. | 000482 R | 41EE | FF7E | | LEA | SIRI(A6),A0 | |
| 432. | 000486 R | 7020 | | | MOVEQ | #'\,DO | |
| 433. | 000488 R | 6000 | 000C | | BRA | L17 | |
| 434. | 00048C R | | | L16 | CALL | WCI,L20 | |
| 435. | 000496 R | 51CB | FFF4 | | DBRA | D3,L16 | |
| 436. | 00049A R | 3344 | 0004 | L20 | MOVE.W | D4,4(A1) | |
| 437. | 00049E R | 2049 | | L22 | MOVE.L | A1,A0 | |
| 438. | 0004A0 R | | | | CALL | GCI,L30 | |
| 439. | 0004AA R | 0C00 | 005C | | CMP.B | #'\,DO | |
| 440. | 0004AE R | 6700 | 001C | | BEQ | L30 | |
| 441. | 0004B2 R | 0C00 | 0020 | | CMP.B | #'\,DO | |
| 442. | 0004B6 R | 6DE6 | | | BLT | L22 | |
| 443. | 0004B8 R | 41EE | FF7E | | LEA | SIRI(A6),A0 | |
| 444. | 0004BC R | | | | CALL | WCI,L26 | |

16:25:13

SOURCE - STATEMENT

| | | | | | | | |
|------|--------|---|------|------|--|-------------------------|-----------------------|
| 445. | 0004C6 | R | 60D6 | | BRA | L22 | |
| 446. | 0004C8 | R | 5369 | 0004 | SUBQ.W | #1,4(A1) | RP:=RP-1 |
| 447. | 0004CC | R | 103C | 0020 | MOVE.B | # ,DO | |
| 448. | 0004D0 | R | 41EE | FF7E | LEA | STR1(A6),AO | |
| 449. | 0004D4 | R | | | CALL | WCI,L34 | |
| 450. | 0004DE | R | 60F4 | | BRA | L32 | |
| 451. | | | | | * output line | | |
| 452. | 0004EO | R | | | CALL | STROU,ERR | |
| 453. | 0004EA | R | 536E | FF76 | SUBQ | #1,LCN1(A6) | |
| 454. | 0004EE | R | 6600 | FFIC | BNE | L2 | |
| 455. | 0004F2 | R | | | RET | | |
| 456. | | | | | | | |
| 457. | | | | | * execute control immediately | | |
| 458. | 0004FE | R | | | L40 CALL | OUTBYTE,ERR | |
| 459. | 000508 | R | 6000 | FF56 | BRA | L10 | |
| 460. | | | | | | | |
| 461. | | | | | * LEGEND(O) clears screen and writes heading | | |
| 462. | 00050C | R | 42B9 | 0000 | LEGZR0 CLR.L | TBUFWASK | *** NB. temporary *** |
| 463. | 000512 | R | | | PROT | | |
| 464. | 00051E | R | | | CAMACWR | #1WASKP,FI6AO+MMCCAMADR | |
| 465. | 00053C | R | | | CAMACWR | #0,F16A1+MMCCAMADR | |
| 466. | 00055A | R | | | UNPROT | | |
| 467. | 000568 | R | 700C | | MOVEQ | #12,DO | |
| 468. | 00056A | R | | | CALL | OUTBYTE,ERR | |
| 469. | 000574 | R | 7009 | | MOVEQ | #9,DO | |
| 470. | 000576 | R | | | CALL | OUTBYTE,ERR | |
| 471. | 000580 | R | 7040 | | MOVEQ | #64,DO | |
| 472. | 000582 | R | 9069 | 0000 | SUBQ.W | o(A1),DO | |
| 473. | 000586 | R | D069 | 0004 | ADD.W | 4(A1),DO | |
| 474. | 00058A | R | E240 | | ASR.W | #1,DO | |
| 475. | 00058C | R | | | CALL | OUTBYTE,ERR | |
| 476. | 000596 | R | 2049 | | MOVE.L | A1,AO | |
| 477. | 000598 | R | | | CALL | STROU,ERR | |
| 478. | 0005A2 | R | | | RET | | |
| 479. | | | | | | | |
| 480. | | | | | | | |
| 481. | 0005AE | R | 0000 | 0148 | EQU | (*-LEGST)/2 | |
| | | | | | END | | |

Appendix 17 SMANFUNS PROGRAM

Version 3.5 from: 16th of November 1983 16:21:47

• SOURCE - STATEMENT

| Wybur-No | ADDR | SEC | OPC | EXT | EXT |
|----------|------|-----|-----|-----|-----|
| 1 | 0000 | 00 | 00 | 00 | 00 |
| 2 | 0001 | 00 | 00 | 00 | 00 |
| 3 | 0002 | 00 | 00 | 00 | 00 |
| 4 | 0003 | 00 | 00 | 00 | 00 |
| 5 | 0004 | 00 | 00 | 00 | 00 |
| 6 | 0005 | 00 | 00 | 00 | 00 |
| 7 | 0006 | 00 | 00 | 00 | 00 |
| 8 | 0007 | 00 | 00 | 00 | 00 |
| 9 | 0008 | 00 | 00 | 00 | 00 |
| 10 | 0009 | 00 | 00 | 00 | 00 |
| 11 | 000A | 00 | 00 | 00 | 00 |
| 12 | 000B | 00 | 00 | 00 | 00 |
| 13 | 000C | 00 | 00 | 00 | 00 |
| 14 | 000D | 00 | 00 | 00 | 00 |
| 15 | 000E | 00 | 00 | 00 | 00 |
| 16 | 000F | 00 | 00 | 00 | 00 |
| 17 | 0010 | 00 | 00 | 00 | 00 |
| 18 | 0011 | 00 | 00 | 00 | 00 |
| 19 | 0012 | 00 | 00 | 00 | 00 |
| 20 | 0013 | 00 | 00 | 00 | 00 |
| 21 | 0014 | 00 | 00 | 00 | 00 |
| 22 | 0015 | 00 | 00 | 00 | 00 |
| 23 | 0016 | 00 | 00 | 00 | 00 |
| 24 | 0017 | 00 | 00 | 00 | 00 |
| 25 | 0018 | 00 | 00 | 00 | 00 |
| 26 | 0019 | 00 | 00 | 00 | 00 |
| 27 | 001A | 00 | 00 | 00 | 00 |
| 28 | 001B | 00 | 00 | 00 | 00 |
| 29 | 001C | 00 | 00 | 00 | 00 |
| 30 | 001D | 00 | 00 | 00 | 00 |
| 31 | 001E | 00 | 00 | 00 | 00 |
| 32 | 001F | 00 | 00 | 00 | 00 |
| 33 | 0020 | 00 | 00 | 00 | 00 |
| 34 | 0021 | 00 | 00 | 00 | 00 |
| 35 | 0022 | 00 | 00 | 00 | 00 |
| 36 | 0023 | 00 | 00 | 00 | 00 |
| 37 | 0024 | 00 | 00 | 00 | 00 |
| 38 | 0025 | 00 | 00 | 00 | 00 |
| 39 | 0026 | 00 | 00 | 00 | 00 |
| 40 | 0027 | 00 | 00 | 00 | 00 |
| 41 | 0028 | 00 | 00 | 00 | 00 |
| 42 | 0029 | 00 | 00 | 00 | 00 |
| 43 | 002A | 00 | 00 | 00 | 00 |
| 44 | 002B | 00 | 00 | 00 | 00 |
| 45 | 002C | 00 | 00 | 00 | 00 |
| 46 | 002D | 00 | 00 | 00 | 00 |
| 47 | 002E | 00 | 00 | 00 | 00 |
| 48 | 002F | 00 | 00 | 00 | 00 |
| 49 | 0030 | 00 | 00 | 00 | 00 |
| 50 | 0031 | 00 | 00 | 00 | 00 |
| 51 | 0032 | 00 | 00 | 00 | 00 |
| 52 | 0033 | 00 | 00 | 00 | 00 |
| 53 | 0034 | 00 | 00 | 00 | 00 |
| 54 | 0035 | 00 | 00 | 00 | 00 |
| 55 | 0036 | 00 | 00 | 00 | 00 |
| 56 | 0037 | 00 | 00 | 00 | 00 |
| 57 | 0038 | 00 | 00 | 00 | 00 |
| 58 | 0039 | 00 | 00 | 00 | 00 |
| 59 | 003A | 00 | 00 | 00 | 00 |
| 60 | 003B | 00 | 00 | 00 | 00 |
| 61 | 003C | 00 | 00 | 00 | 00 |
| 62 | 003D | 00 | 00 | 00 | 00 |
| 63 | 003E | 00 | 00 | 00 | 00 |
| 64 | 003F | 00 | 00 | 00 | 00 |
| 65 | 0040 | 00 | 00 | 00 | 00 |
| 66 | 0041 | 00 | 00 | 00 | 00 |
| 67 | 0042 | 00 | 00 | 00 | 00 |
| 68 | 0043 | 00 | 00 | 00 | 00 |
| 69 | 0044 | 00 | 00 | 00 | 00 |
| 70 | 0045 | 00 | 00 | 00 | 00 |
| 71 | 0046 | 00 | 00 | 00 | |

* * *

* * *

* * *

```
* BU1'S - Read button.
* SET Z=BU1'S
* Reads the buttons immediately.
* The function BU1'S returns a zero if no button has
* been pressed. Otherwise the button number is returned.
```

| | | | | | | | |
|---------|---|------|-------|------|--------|------|---------------------------|
| 0000082 | R | 0046 | 000A | 4255 | BU'SST | DC.W | BU'SSZ,10,'BU','TS',0,0,0 |
| 0000090 | R | 0000 | 0094+ | | | DC.L | BU'S |

000094 R
PROGM

BUR'S

BUFS ENTER
BCHCK, BACK17 CALL

```

CALL      BCHK,BACK17
*
MOVE.W   TOUCHOUT,DO
ADDQ     #1,DO
BEQ      BUTZERO
BRA      BUTON
*
CHECK FOR BACK-BUTTON PRESSED
IF SO THE OUTPUT IS 17
DO=BUTTON TOUCHED
IF BUTS<>0
THEN
    CLICK
ENDIF
NUMBER OUT
*
*

```

* When the BACK button is pressed the output is 17
BACK17 MOVEQ #17,D0
BRA BUTON

```

* Return:
* Failure return: D0 = -8 if BACK button has been pressed.
*                D0 = -10 if TRUNC button has been pressed.

```

0000C2 R
PROGM

ENTRY BCHCK

BCHCK

```

ENTER
MOVE.W      #MECHOUT,D6
CMPI.W      #BACKBUINR,D6
BNE         BACKBUT
            D6=MECH BUTTON
            IF BACKBUTTON ON
            THEN

```

```

CMPI.W    #TRUNCBUTNR,D6
BNE       TRUNCBUI
REI
DO = -8, ERROR RETURN
IF TRUNCBUI ON
DO = -10, ERROR RETURN
ELSE
    NORMAL RETURN
ENDIF

```

*

* BACKBUT MOVEQ #-8,D0

TRUNCBUT MOVEQ # -10, D0

228.
229.
230.
231.
232.
233.
234.
235.
236.
237.
238.
239.
240.
241.
242.
243.
244.
245.
246.
250.
251.
252.
253.
254.
255.
256.
257.
258.
259.
294.
295.
296.
297.
298.
299.
300.
301.
302.
307.
308.
309.
310.
311.
312.
313.
314.
315.
316.
317.
318.

wylbur-No ADDR SEC OPC EXI EXI . SOURCE - STATEMENT

319.
320.
321.
322.
481.

000104 R

ERRET

0000 0046

BUSSZ

EQU

(*-BUSSZ)/2

00010E R

END

Appendix 18 MC 68000 MMC MODULE MK 1, LEP 882 8012 5 200.0

Appendix 19 PRINTED CIRCUIT DRAWINGS

Appendix 20 ABBREVIATIONS

ABBREVIATIONS

| | |
|-----------|--|
| ADC | Analog to digital converter. |
| AUC | Aalborg University Centre, Denmark. |
| CAMAC | A computer input output bus, a brief description is given in appendix 12. The CAMAC bus is a CERN standard bus. |
| CERN | European Organization for Nuclear Research, Geneva. |
| DICO | A Display Controller based on the 68000 microprocessor for the CAMAC bus. |
| Frontbus | The frontbus on the STAC and the ICC contains almost the full 68000 processor bus, the bus definition is shown in appendix 8 |
| GPIB | General Purpose Interface Bus, defined in the IEEE - 488 standard |
| G64 | A 8 bit microprocessor bus, defined in appendix 9. The G64 bus is the CERN standard for 8 bit systems. |
| ICC | Independent Crate controller, a Camac crate controller which resides in the CAMAC crate, the ICC is based on the 68000 processor. |
| CNAF-code | Used in CAMAC access
C - Crate number, in the ICC always 0
N - Slot number, between 1 and 24
A - Sub address, between 0 and 15
F - Function code, between 0 and 31 |
| LEP | The new accelerator which is build right now at CERN, the circumference is 27 km. |
| SPS | The Super Positron Synchrotron accelerator at CERN, with a 6 km circumference. The accelerator was ready for operation in 1975
The touch-screen is designed for and used in the SPS controlroom |
| STAC | Stand alone CAMAC processor. A 68000 based front-end processor with a design similar to the ICC. |
| VME | A 16/32 bit multiprocessor bus, agreed between Mostek, Motorola and Signetics/Philips. This bus is a recommended CERN standard bus. |